verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity
Files
75d1ff029b7b88f3635e4208d60922b47171d28e
Verilog_Louis/Semaine_4/UART_FIFO/scripts/gtkwave.bat

4 lines
74 B
Batchfile
Raw Normal View History

Création de la structure du uart fifo
2025-05-06 09:42:26 +02:00
@echo off
echo === Lancement de GTKWave ===
Bloquer a cause du tx
2025-05-13 12:22:50 +02:00
gtkwave runs/uart_tx_fifo.vcd
Copy Permalink