verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity
Files
86d4f5ddd2f355ecd99ae9d5959e4bb2ae7fa651
Verilog_Louis/Semaine_4/UART_FIFO/scripts/gtkwave.bat

4 lines
74 B
Batchfile
Raw Normal View History

Création de la structure du uart fifo
2025-05-06 09:42:26 +02:00
@echo off
echo === Lancement de GTKWave ===
rx fifo et tx fifo on l'air de fonctionner lors des testbenchs
2025-05-06 10:59:08 +02:00
gtkwave runs/uart_tx_fifo.vcd
Copy Permalink