1
0
forked from tanchou/Verilog
Files
Verilog_Louis/Help/presentation_examples/counter/project.bat

2 lines
76 B
Batchfile
Raw Normal View History

2025-05-02 15:51:18 +02:00
@call c:\tools\oss-cad-suite\environment.bat
@tclsh scripts\project.tcl %*