1
0
forked from tanchou/Verilog
Files
Verilog_Louis/Semaine_4/UART/scripts/simulate.bat

4 lines
162 B
Batchfile
Raw Normal View History

2025-05-02 15:51:18 +02:00
@echo off
echo === Simulation avec Icarus Verilog ===
iverilog -g2012 -o runs/sim.vvp -s uart_tb src/verilog/*.v tests/verilog/*.v IP/verilog/*.v
vvp runs/sim.vvp