verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity

Update clock frequency in fpga_wifi_led module to 57.857142 MHz

Browse Source
This commit is contained in:
Gamenight77
2025-05-29 13:25:53 +02:00
parent 0f14bf24a6
commit 3f3e4fcd6b
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
Semaine_7/ESP32/leds_commands/src/verilog/fpga_wifi_led.v
View File

@@ -8,7 +8,7 @@ module fpga_wifi_led (
// === PARAMÈTRES === // === PARAMÈTRES ===
localparam CLK_FREQ = 27_000_000; localparam CLK_FREQ = 57_857_142;
localparam BAUD_RATE = 500000; localparam BAUD_RATE = 500000;
localparam FIFO_SIZE = 8; localparam FIFO_SIZE = 8;