verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity

Semaine 6 init

Browse Source
This commit is contained in:
Gamenight77
2025-05-19 09:14:04 +02:00
parent 6ad0716f8f
commit 75d1ff029b
24 changed files with 2490 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
Semaine_6/UART_ULTRASON_COMMANDS/project.bat Normal file
View File

@@ -0,0 +1,6 @@
@call c:\oss-cad-suite\environment.bat
@echo off
if "%1"=="sim" call scripts\windows\simulate.bat
if "%1"=="wave" call scripts\windows\gtkwave.bat
if "%1"=="clean" call scripts\windows\clean.bat
if "%1"=="build" call scripts\windows\build.bat