forked from tanchou/Verilog
Semaine 6 init
This commit is contained in:
22
Semaine_6/UART_ULTRASON_COMMANDS/project.sh
Normal file
22
Semaine_6/UART_ULTRASON_COMMANDS/project.sh
Normal file
@@ -0,0 +1,22 @@
|
||||
#!/bin/bash
|
||||
|
||||
# Charger l'environnement OSS CAD Suite
|
||||
source /home/louis/oss-cad-suite/environment
|
||||
|
||||
case "$1" in
|
||||
sim)
|
||||
bash scripts/linux/simulate.sh
|
||||
;;
|
||||
wave)
|
||||
bash scripts/linux/gtkwave.sh
|
||||
;;
|
||||
clean)
|
||||
bash scripts/linux/clean.sh
|
||||
;;
|
||||
build)
|
||||
bash scripts/linux/build.sh
|
||||
;;
|
||||
*)
|
||||
echo "Usage: $0 {sim|wave|clean|build}"
|
||||
;;
|
||||
esac
|
Reference in New Issue
Block a user