forked from tanchou/Verilog
Training exercise
This commit is contained in:
7
Introduction/bidouille/Vector3_concat.v
Normal file
7
Introduction/bidouille/Vector3_concat.v
Normal file
@@ -0,0 +1,7 @@
|
||||
module top_module (
|
||||
input [4:0] a, b, c, d, e, f,
|
||||
output [7:0] w, x, y, z );//
|
||||
|
||||
assign { w, x, y, z } = { a, b, c, d, e, f, 2'b11};
|
||||
|
||||
endmodule
|
Reference in New Issue
Block a user