verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity

init semaine 7

Browse Source
This commit is contained in:
Gamenight77
2025-05-25 19:04:56 +02:00
parent 4c3e40b266
commit a02d6e7d22
36 changed files with 1900 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
Semaine_7/DHT11/project.bat Normal file
View File

@@ -0,0 +1,9 @@
@call c:\oss-cad-suite\environment.bat
@echo off
mkdir runs
if "%1"=="sim" call scripts\windows\simulate.bat
if "%1"=="wave" call scripts\windows\gtkwave.bat
if "%1"=="clean" call scripts\windows\clean.bat
if "%1"=="build" call scripts\windows\build.bat