verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity

Add DHT11 interface and model, update testbench and scripts for simulation

Browse Source
This commit is contained in:
Louis TANCHOU
2025-05-20 15:55:21 +02:00
parent b3e646d854
commit cbebf620d5
16 changed files with 637 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
Semaine_6/DHT11/scripts/windows/clean.bat Normal file
View File

@@ -0,0 +1,4 @@
@echo off
echo === Nettoyage du dossier runs ===
rd /s /q runs
mkdir runs