verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity

Implement UART and ultrasonic sensor integration with FIFO for data transmission

Browse Source
This commit is contained in:
Gamenight77
2025-05-07 10:27:17 +02:00
parent abef18227c
commit ec1c69cf8f
14 changed files with 685 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
Semaine_4/UART_ULTRASON/constraints/top_uart_ultrason.cst Normal file
View File

@@ -0,0 +1,9 @@
IO_LOC "tx" 69;
IO_PORT "tx" IO_TYPE=LVCMOS33 PULL_MODE=UP BANK_VCCIO=3.3;
IO_LOC "clk" 4;
IO_PORT "clk" IO_TYPE=LVCMOS33 PULL_MODE=UP BANK_VCCIO=3.3;
IO_LOC "sig" 73;
IO_PORT "sig" IO_TYPE=LVCMOS33 PULL_MODE=UP DRIVE=8 BANK_VCCIO=3.3;