1
0
forked from tanchou/Verilog
This commit is contained in:
Gamenight77
2025-05-02 15:51:18 +02:00
parent 0faab53c30
commit f5e73d7379
105 changed files with 707398 additions and 1 deletions

View File

@@ -0,0 +1,27 @@
[tasks]
bmc
prove
cover
[options]
bmc: mode bmc
prove: mode prove
cover: mode cover
bmc: depth 100
[engines]
smtbmc
#smtbmc z3
#abc bmc3
[script]
read -verific
read -sv counter.v
read -formal counter_formal.sv
prep -top counter
[files]
../src/verilog/counter.v
counter_formal.sv