verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity

struct

Browse Source
This commit is contained in:
Gamenight77
2025-05-02 15:51:18 +02:00
parent 0faab53c30
commit f5e73d7379
105 changed files with 707398 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

18
Help/presentation_examples/blink_vivado/run_xsim.bat Normal file
View File

@@ -0,0 +1,18 @@
rem @echo off
set PATH=%PATH%;c:\Xilinx\Vivado\2023.2\bin
set top=blink_tb
if not exist output mkdir output
rem call xvlog %FILES%
rem IF %ERRORLEVEL% NEQ 0 goto end
rem call xelab -debug typical %top% -s top_sim
echo Calling XELAB...
call xelab -nolog -prj project\blink.prj -debug typical %top% -s top_sim --override_timeunit --override_timeprecision --timescale 1ns/1ps
rem IF %ERRORLEVEL% NEQ 0 goto end
rem call xsim top_sim -t xsim_run.tcl
echo Calling XSIM...
call xsim top_sim -nolog -R --wdb output/top_sim.wdb
start gtkwave %top%.vcd %top%.gtkw --script gtk_wave_all_signals.tcl
del xsim.jou
del xelab.pb
del webtalk*
:end