verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity

struct

Browse Source
This commit is contained in:
Gamenight77
2025-05-02 15:51:18 +02:00
parent 0faab53c30
commit f5e73d7379
105 changed files with 707398 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

BIN
Help/presentation_examples/blink_vivado/xsim.dir/work/blink.sdb Normal file
View File

Binary file not shown.

BIN
Help/presentation_examples/blink_vivado/xsim.dir/work/blink_tb.sdb Normal file
View File

Binary file not shown.

BIN
Help/presentation_examples/blink_vivado/xsim.dir/work/counter.sdb Normal file
View File

Binary file not shown.

7
Help/presentation_examples/blink_vivado/xsim.dir/work/work.rlx Normal file
View File

@@ -0,0 +1,7 @@
0.7
2020.2
Oct 13 2023
20:47:58
c:/ver/roots/programming/FPGA/presentation_examples/blink_vivado/src/verilog/blink.v,1745688175,systemVerilog,,,,blink,,,src/verilog,,,,,
c:/ver/roots/programming/FPGA/presentation_examples/blink_vivado/src/verilog/counter.v,1678724585,systemVerilog,,,,counter,,,src/verilog,,,,,
c:/ver/roots/programming/FPGA/presentation_examples/blink_vivado/tests/verilog/blink_tb.v,1745687036,systemVerilog,,,,blink_tb,,,,,,,,