forked from tanchou/Verilog
struct
This commit is contained in:
@@ -1,5 +1,5 @@
|
||||
`timescale 1ns / 1ps
|
||||
|
||||
// `default_nettype none
|
||||
module tb_top_uart_rx_tx;
|
||||
|
||||
// Signaux
|
||||
|
Reference in New Issue
Block a user