forked from tanchou/Verilog
struct
This commit is contained in:
4
Semaine_4/UART/scripts/simulate.bat
Normal file
4
Semaine_4/UART/scripts/simulate.bat
Normal file
@@ -0,0 +1,4 @@
|
||||
@echo off
|
||||
echo === Simulation avec Icarus Verilog ===
|
||||
iverilog -g2012 -o runs/sim.vvp -s uart_tb src/verilog/*.v tests/verilog/*.v IP/verilog/*.v
|
||||
vvp runs/sim.vvp
|
Reference in New Issue
Block a user