1
0
forked from tanchou/Verilog

uart_rx valid

This commit is contained in:
Gamenight77
2025-05-05 09:51:23 +02:00
parent c9a5fba97e
commit fc48941459
7 changed files with 353 additions and 4 deletions

View File

@@ -1,3 +1,3 @@
@echo off
echo === Lancement de GTKWave ===
gtkwave runs/uart_loopback.vcd
gtkwave runs/uart_rx.vcd

View File

@@ -6,7 +6,7 @@ setlocal enabledelayedexpansion
set OUT=runs/sim.vvp
:: Top-level testbench module
set TOP=tb_uart_tx
set TOP=tb_uart_rx
:: Répertoires contenant des fichiers .v
set DIRS=src/verilog tests/verilog IP/verilog