verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity
114 Commits 1 Branch 0 Tags
0b764026a1e59826963975a7329d6fc6dfff3149
Commit Graph

1 Commits

Author SHA1 Message Date
Gamenight77
ec1c69cf8f Implement UART and ultrasonic sensor integration with FIFO for data transmission 2025-05-07 10:27:17 +02:00