verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity
99 Commits 1 Branch 0 Tags
286ba6b33c226fe235ee40ddb3b5a5cb7f6b759e
Commit Graph

1 Commits

Author SHA1 Message Date
Gamenight77
004def5ba2 Add README for UART loopback issue and delay explanation 2025-05-09 11:58:55 +02:00