verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity
105 Commits 1 Branch 0 Tags
502999b159603ae423e282f45a7be589091bced0
Commit Graph

2 Commits

Author SHA1 Message Date
Gamenight77
502999b159 Refactor LED handling in fpga_wifi_led module and remove obsolete readSerial.py script 2025-05-28 09:26:09 +02:00
Gamenight77
168431849b Code FPGA fonctionnel 2025-05-27 15:36:40 +02:00