verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity
49 Commits 1 Branch 0 Tags
7156abf4e727dc84a2da455772f3ae6fdeb9c8b6
Commit Graph

1 Commits

Author SHA1 Message Date
Gamenight77
7156abf4e7 Add UART TX module and testbench, update scripts and constraints 2025-05-05 15:23:44 +02:00