verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity
46 Commits 1 Branch 0 Tags
87732dcf87f74c972245e9dd564f70ee1b519711
Commit Graph

1 Commits

Author SHA1 Message Date
Gamenight77
87732dcf87 uart modules work 2025-05-05 09:58:19 +02:00