verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity
59 Commits 1 Branch 0 Tags
93e0e96798531068fcc2ccc7d837713793f65506
Commit Graph

1 Commits

Author SHA1 Message Date
Gamenight77
83c40bee28 Fix build script and update state machine in UART loopback module 2025-05-07 10:39:52 +02:00