verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity
60 Commits 1 Branch 0 Tags
a792f85adf274a76a5936b033774f6c325d1be06
Commit Graph

2 Commits

Author SHA1 Message Date
Gamenight77
a792f85adf loopback fonctionne avec le rxuartlite 2025-05-09 09:15:28 +02:00
Gamenight77
f990a6f6d3 Fix UART RX module instantiation and update build script for correct file references 2025-05-07 11:07:42 +02:00