1
0
forked from tanchou/Verilog
Commit Graph

6 Commits

Author SHA1 Message Date
Gamenight77
a792f85adf loopback fonctionne avec le rxuartlite 2025-05-09 09:15:28 +02:00
Gamenight77
f990a6f6d3 Fix UART RX module instantiation and update build script for correct file references 2025-05-07 11:07:42 +02:00
Gamenight77
83c40bee28 Fix build script and update state machine in UART loopback module 2025-05-07 10:39:52 +02:00
Gamenight77
abef18227c Refactor UART FIFO implementation: update top-level module and integrate RX/TX FIFO functionality 2025-05-07 09:46:43 +02:00
Gamenight77
589c36ed83 Loopback ne fonctionne pas 2025-05-05 14:52:01 +02:00
Gamenight77
f5e73d7379 struct 2025-05-02 15:51:18 +02:00