verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity
51 Commits 1 Branch 0 Tags
aaebf22d484871784907b71daa847c6c204994f5
Commit Graph

1 Commits

Author SHA1 Message Date
Gamenight77
7156abf4e7 Add UART TX module and testbench, update scripts and constraints 2025-05-05 15:23:44 +02:00