1
0
forked from tanchou/Verilog
Commit Graph

3 Commits

Author SHA1 Message Date
Gamenight77
abef18227c Refactor UART FIFO implementation: update top-level module and integrate RX/TX FIFO functionality 2025-05-07 09:46:43 +02:00
Gamenight77
589c36ed83 Loopback ne fonctionne pas 2025-05-05 14:52:01 +02:00
Gamenight77
f5e73d7379 struct 2025-05-02 15:51:18 +02:00