verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity
73 Commits 1 Branch 0 Tags
e124c7c0c4bd4516aec9ff4fe9b731ac8a34a5e9
Commit Graph

2 Commits

Author SHA1 Message Date
Gamenight77
83c40bee28 Fix build script and update state machine in UART loopback module 2025-05-07 10:39:52 +02:00
Gamenight77
ec1c69cf8f Implement UART and ultrasonic sensor integration with FIFO for data transmission 2025-05-07 10:27:17 +02:00