verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity
57 Commits 1 Branch 0 Tags
f990a6f6d32d7bb10da689da8d0dfdc447c6590c
Commit Graph

1 Commits

Author SHA1 Message Date
Gamenight77
f990a6f6d3 Fix UART RX module instantiation and update build script for correct file references 2025-05-07 11:07:42 +02:00