{ "creator": "Yosys 0.52+32 (git sha1 9d3d0a433, x86_64-w64-mingw32-g++ 13.2.1 -O3)", "modules": { "$__ABC9_DELAY": { "attributes": { "abc9_box_id": "00000000000000000000000000000101", "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.1-7.10" }, "parameter_default_values": { "DELAY": "00000000000000000000000000000000" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "O": { "direction": "output", "bits": [ 3 ] } }, "cells": { "$specify$749": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000000000000", "T_FALL_MIN": "00000000000000000000000000000000", "T_FALL_TYP": "00000000000000000000000000000000", "T_RISE_MAX": "00000000000000000000000000000000", "T_RISE_MIN": "00000000000000000000000000000000", "T_RISE_TYP": "00000000000000000000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:5.5-5.22" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 3 ], "EN": [ "1" ], "SRC": [ 2 ] } } }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.29-2.30" } }, "O": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.39-2.40" } } } }, "$__ABC9_SCC_BREAKER": { "attributes": { "dynports": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:9.1-11.10" }, "parameter_default_values": { "WIDTH": "00000000000000000000000000000000" }, "ports": { "I": { "direction": "input", "offset": -1, "upto": 1, "bits": [ 2, 3 ] }, "O": { "direction": "output", "offset": -1, "upto": 1, "bits": [ 4, 5 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2, 3 ], "offset": -1, "upto": 1, "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:9.47-9.48" } }, "O": { "hide_name": 0, "bits": [ 4, 5 ], "offset": -1, "upto": 1, "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:9.69-9.70" } } } }, "$__DFF_N__$abc9_flop": { "attributes": { "abc9_box_id": "00000000000000000000000000000100", "blackbox": "00000000000000000000000000000001", "abc9_flop": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:14.1-20.10" }, "ports": { "C": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "Q": { "direction": "input", "bits": [ 4 ] }, "n1": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "C": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:14.36-14.37" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:14.39-14.40" } }, "Q": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:14.42-14.43" } }, "n1": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:14.52-14.54" } } } }, "$__DFF_P__$abc9_flop": { "attributes": { "abc9_box_id": "00000000000000000000000000000011", "blackbox": "00000000000000000000000000000001", "abc9_flop": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:23.1-29.10" }, "ports": { "C": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "Q": { "direction": "input", "bits": [ 4 ] }, "n1": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "C": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:23.36-23.37" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:23.39-23.40" } }, "Q": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:23.42-23.43" } }, "n1": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:23.52-23.54" } } } }, "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000000111111": { "attributes": { "abc9_box_id": "00000000000000000000000000000010", "hdlname": "__ABC9_DELAY", "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.1-7.10" }, "parameter_default_values": { "DELAY": "00000000000000000000000000111111" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "O": { "direction": "output", "bits": [ 3 ] } }, "cells": { "$specify$749": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000000111111", "T_FALL_MIN": "00000000000000000000000000111111", "T_FALL_TYP": "00000000000000000000000000111111", "T_RISE_MAX": "00000000000000000000000000111111", "T_RISE_MIN": "00000000000000000000000000111111", "T_RISE_TYP": "00000000000000000000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:5.5-5.22" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 3 ], "EN": [ "1" ], "SRC": [ 2 ] } } }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.29-2.30" } }, "O": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.39-2.40" } } } }, "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000001001000000": { "attributes": { "abc9_box_id": "00000000000000000000000000000001", "hdlname": "__ABC9_DELAY", "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.1-7.10" }, "parameter_default_values": { "DELAY": "00000000000000000000001001000000" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "O": { "direction": "output", "bits": [ 3 ] } }, "cells": { "$specify$749": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001001000000", "T_FALL_MIN": "00000000000000000000001001000000", "T_FALL_TYP": "00000000000000000000001001000000", "T_RISE_MAX": "00000000000000000000001001000000", "T_RISE_MIN": "00000000000000000000001001000000", "T_RISE_TYP": "00000000000000000000001001000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:5.5-5.22" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 3 ], "EN": [ "1" ], "SRC": [ 2 ] } } }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.29-2.30" } }, "O": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.39-2.40" } } } }, "$paramod\\ALU\\ALU_MODE=s32'00000000000000000000000000000010": { "attributes": { "abc9_box_id": "00000000000000000000000000000110", "blackbox": "00000000000000000000000000000001", "hdlname": "ALU", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:931.1-1014.10" }, "parameter_default_values": { "ALU_MODE": "00000000000000000000000000000010" }, "ports": { "SUM": { "direction": "output", "bits": [ 2 ] }, "COUT": { "direction": "output", "bits": [ 3 ] }, "I0": { "direction": "input", "bits": [ 4 ] }, "I1": { "direction": "input", "bits": [ 5 ] }, "I3": { "direction": "input", "bits": [ 6 ] }, "CIN": { "direction": "input", "bits": [ 7 ] } }, "cells": { }, "netnames": { "CIN": { "hide_name": 0, "bits": [ 7 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:936.24-936.27" } }, "COUT": { "hide_name": 0, "bits": [ 3 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29" } }, "I0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:933.7-933.9" } }, "I1": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:934.7-934.9" } }, "I3": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:935.7-935.9" } }, "SUM": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:937.8-937.11" } } } }, "ALU": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "abc9_box_id": "00000000000000000000000000000111", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:931.1-1014.10" }, "parameter_default_values": { "ALU_MODE": "00000000000000000000000000000000" }, "ports": { "SUM": { "direction": "output", "bits": [ 2 ] }, "COUT": { "direction": "output", "bits": [ 3 ] }, "I0": { "direction": "input", "bits": [ 4 ] }, "I1": { "direction": "input", "bits": [ 5 ] }, "I3": { "direction": "input", "bits": [ 6 ] }, "CIN": { "direction": "input", "bits": [ 7 ] } }, "cells": { }, "netnames": { "CIN": { "hide_name": 0, "bits": [ 7 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:936.24-936.27" } }, "COUT": { "hide_name": 0, "bits": [ 3 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29" } }, "I0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:933.7-933.9" } }, "I1": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:934.7-934.9" } }, "I3": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:935.7-935.9" } }, "SUM": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:937.8-937.11" } } } }, "ALU54D": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:886.1-904.10" }, "parameter_default_values": { "ACCLOAD_REG": "0", "ALUD_MODE": "00000000000000000000000000000000", "ALU_RESET_MODE": "SYNC", "AREG": "0", "ASIGN_REG": "0", "BREG": "0", "BSIGN_REG": "0", "B_ADD_SUB": "0", "C_ADD_SUB": "0", "OUT_REG": "0" }, "ports": { "A": { "direction": "input", "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ] }, "B": { "direction": "input", "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ] }, "ASIGN": { "direction": "input", "bits": [ 110 ] }, "BSIGN": { "direction": "input", "bits": [ 111 ] }, "ACCLOAD": { "direction": "input", "bits": [ 112 ] }, "CASI": { "direction": "input", "bits": [ 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167 ] }, "CLK": { "direction": "input", "bits": [ 168 ] }, "CE": { "direction": "input", "bits": [ 169 ] }, "RESET": { "direction": "input", "bits": [ 170 ] }, "DOUT": { "direction": "output", "bits": [ 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224 ] }, "CASO": { "direction": "output", "bits": [ 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:887.14-887.15" } }, "ACCLOAD": { "hide_name": 0, "bits": [ 112 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:889.7-889.14" } }, "ASIGN": { "hide_name": 0, "bits": [ 110 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:888.7-888.12" } }, "B": { "hide_name": 0, "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:887.17-887.18" } }, "BSIGN": { "hide_name": 0, "bits": [ 111 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:888.13-888.18" } }, "CASI": { "hide_name": 0, "bits": [ 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:890.14-890.18" } }, "CASO": { "hide_name": 0, "bits": [ 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:893.15-893.19" } }, "CE": { "hide_name": 0, "bits": [ 169 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:891.12-891.14" } }, "CLK": { "hide_name": 0, "bits": [ 168 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:891.7-891.10" } }, "DOUT": { "hide_name": 0, "bits": [ 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:892.15-892.19" } }, "RESET": { "hide_name": 0, "bits": [ 170 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:891.16-891.21" } } } }, "BANDGAP": { "attributes": { "keep": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:927.1-928.10" }, "ports": { "BGEN": { "direction": "input", "bits": [ 2 ] } }, "cells": { }, "netnames": { "BGEN": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:927.23-927.27" } } } }, "BUFG": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:906.1-909.10" }, "ports": { "O": { "direction": "output", "bits": [ 2 ] }, "I": { "direction": "input", "bits": [ 3 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:908.7-908.8" } }, "O": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:907.8-907.9" } } } }, "BUFS": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:912.1-915.10" }, "ports": { "O": { "direction": "output", "bits": [ 2 ] }, "I": { "direction": "input", "bits": [ 3 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:914.7-914.8" } }, "O": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:913.8-913.9" } } } }, "CLKDIV": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1032.1-1039.10" }, "parameter_default_values": { "DIV_MODE": "2", "GSREN": "false" }, "ports": { "HCLKIN": { "direction": "input", "bits": [ 2 ] }, "RESETN": { "direction": "input", "bits": [ 3 ] }, "CALIB": { "direction": "input", "bits": [ 4 ] }, "CLKOUT": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CALIB": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1035.7-1035.12" } }, "CLKOUT": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1036.8-1036.14" } }, "HCLKIN": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1033.7-1033.13" } }, "RESETN": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1034.7-1034.13" } } } }, "CLKDIV2": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1118.1-1122.10" }, "parameter_default_values": { "GSREN": "false" }, "ports": { "HCLKIN": { "direction": "input", "bits": [ 2 ] }, "RESETN": { "direction": "input", "bits": [ 3 ] }, "CLKOUT": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "CLKOUT": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1121.8-1121.14" } }, "HCLKIN": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1120.7-1120.13" } }, "RESETN": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1120.15-1120.21" } } } }, "DCS": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1962.1-1967.10" }, "parameter_default_values": { "DCS_MODE": "RISING" }, "ports": { "CLK0": { "direction": "input", "bits": [ 2 ] }, "CLK1": { "direction": "input", "bits": [ 3 ] }, "CLK2": { "direction": "input", "bits": [ 4 ] }, "CLK3": { "direction": "input", "bits": [ 5 ] }, "CLKSEL": { "direction": "input", "bits": [ 6, 7, 8, 9 ] }, "SELFORCE": { "direction": "input", "bits": [ 10 ] }, "CLKOUT": { "direction": "output", "bits": [ 11 ] } }, "cells": { }, "netnames": { "CLK0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1963.7-1963.11" } }, "CLK1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1963.13-1963.17" } }, "CLK2": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1963.19-1963.23" } }, "CLK3": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1963.25-1963.29" } }, "CLKOUT": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1965.8-1965.14" } }, "CLKSEL": { "hide_name": 0, "bits": [ 6, 7, 8, 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1964.13-1964.19" } }, "SELFORCE": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1963.31-1963.39" } } } }, "DFF": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_flop": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:170.1-181.10" }, "parameter_default_values": { "INIT": "0" }, "ports": { "Q": { "direction": "output", "bits": [ 2 ] }, "CLK": { "direction": "input", "bits": [ 3 ] }, "D": { "direction": "input", "bits": [ 4 ] } }, "cells": { }, "netnames": { "CLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:170.33-170.36" } }, "D": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:170.38-170.39" } }, "Q": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:170.24-170.25" } } } }, "DFFC": { "attributes": { "abc9_box_id": "00000000000000000000000000001000", "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.1-334.10" }, "parameter_default_values": { "INIT": "0" }, "ports": { "Q": { "direction": "output", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CLK": { "direction": "input", "bits": [ 4 ] }, "CLEAR": { "direction": "input", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CLEAR": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.42-318.47" } }, "CLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.37-318.40" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.34-318.35" } }, "Q": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.25-318.26" } } } }, "DFFCE": { "attributes": { "abc9_box_id": "00000000000000000000000000001001", "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.1-354.10" }, "parameter_default_values": { "INIT": "0" }, "ports": { "Q": { "direction": "output", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CLK": { "direction": "input", "bits": [ 4 ] }, "CE": { "direction": "input", "bits": [ 5 ] }, "CLEAR": { "direction": "input", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CE": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.43-337.45" } }, "CLEAR": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.47-337.52" } }, "CLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.38-337.41" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.35-337.36" } }, "Q": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.26-337.27" } } } }, "DFFE": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_flop": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.1-198.10" }, "parameter_default_values": { "INIT": "0" }, "ports": { "Q": { "direction": "output", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CLK": { "direction": "input", "bits": [ 4 ] }, "CE": { "direction": "input", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CE": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.42-184.44" } }, "CLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.37-184.40" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.34-184.35" } }, "Q": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.25-184.26" } } } }, "DFFN": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_flop": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:357.1-368.10" }, "parameter_default_values": { "INIT": "0" }, "ports": { "Q": { "direction": "output", "bits": [ 2 ] }, "CLK": { "direction": "input", "bits": [ 3 ] }, "D": { "direction": "input", "bits": [ 4 ] } }, "cells": { }, "netnames": { "CLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:357.34-357.37" } }, "D": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:357.39-357.40" } }, "Q": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:357.25-357.26" } } } }, "DFFNC": { "attributes": { "abc9_box_id": "00000000000000000000000000001010", "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.1-521.10" }, "parameter_default_values": { "INIT": "0" }, "ports": { "Q": { "direction": "output", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CLK": { "direction": "input", "bits": [ 4 ] }, "CLEAR": { "direction": "input", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CLEAR": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.43-505.48" } }, "CLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.38-505.41" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.35-505.36" } }, "Q": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.26-505.27" } } } }, "DFFNCE": { "attributes": { "abc9_box_id": "00000000000000000000000000001011", "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.1-541.10" }, "parameter_default_values": { "INIT": "0" }, "ports": { "Q": { "direction": "output", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CLK": { "direction": "input", "bits": [ 4 ] }, "CE": { "direction": "input", "bits": [ 5 ] }, "CLEAR": { "direction": "input", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CE": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.44-524.46" } }, "CLEAR": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.48-524.53" } }, "CLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.39-524.42" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.36-524.37" } }, "Q": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.27-524.28" } } } }, "DFFNE": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_flop": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.1-385.10" }, "parameter_default_values": { "INIT": "0" }, "ports": { "Q": { "direction": "output", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CLK": { "direction": "input", "bits": [ 4 ] }, "CE": { "direction": "input", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CE": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.43-371.45" } }, "CLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.38-371.41" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.35-371.36" } }, "Q": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.26-371.27" } } } }, "DFFNP": { "attributes": { "abc9_box_id": "00000000000000000000000000001100", "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.1-482.10" }, "parameter_default_values": { "INIT": "1" }, "ports": { "Q": { "direction": "output", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CLK": { "direction": "input", "bits": [ 4 ] }, "PRESET": { "direction": "input", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.38-466.41" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.35-466.36" } }, "PRESET": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.43-466.49" } }, "Q": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.26-466.27" } } } }, "DFFNPE": { "attributes": { "abc9_box_id": "00000000000000000000000000001101", "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.1-502.10" }, "parameter_default_values": { "INIT": "1" }, "ports": { "Q": { "direction": "output", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CLK": { "direction": "input", "bits": [ 4 ] }, "CE": { "direction": "input", "bits": [ 5 ] }, "PRESET": { "direction": "input", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CE": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.44-485.46" } }, "CLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.39-485.42" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.36-485.37" } }, "PRESET": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.48-485.54" } }, "Q": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.27-485.28" } } } }, "DFFNR": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_flop": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.1-443.10" }, "parameter_default_values": { "INIT": "0" }, "ports": { "Q": { "direction": "output", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CLK": { "direction": "input", "bits": [ 4 ] }, "RESET": { "direction": "input", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.38-427.41" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.35-427.36" } }, "Q": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.26-427.27" } }, "RESET": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.43-427.48" } } } }, "DFFNRE": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_flop": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.1-463.10" }, "parameter_default_values": { "INIT": "0" }, "ports": { "Q": { "direction": "output", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CLK": { "direction": "input", "bits": [ 4 ] }, "CE": { "direction": "input", "bits": [ 5 ] }, "RESET": { "direction": "input", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CE": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.44-446.46" } }, "CLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.39-446.42" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.36-446.37" } }, "Q": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.27-446.28" } }, "RESET": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.48-446.53" } } } }, "DFFNS": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_flop": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.1-404.10" }, "parameter_default_values": { "INIT": "1" }, "ports": { "Q": { "direction": "output", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CLK": { "direction": "input", "bits": [ 4 ] }, "SET": { "direction": "input", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.38-388.41" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.35-388.36" } }, "Q": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.26-388.27" } }, "SET": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.43-388.46" } } } }, "DFFNSE": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_flop": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.1-424.10" }, "parameter_default_values": { "INIT": "1" }, "ports": { "Q": { "direction": "output", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CLK": { "direction": "input", "bits": [ 4 ] }, "CE": { "direction": "input", "bits": [ 5 ] }, "SET": { "direction": "input", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CE": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.44-407.46" } }, "CLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.39-407.42" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.36-407.37" } }, "Q": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.27-407.28" } }, "SET": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.48-407.51" } } } }, "DFFP": { "attributes": { "abc9_box_id": "00000000000000000000000000001110", "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.1-295.10" }, "parameter_default_values": { "INIT": "1" }, "ports": { "Q": { "direction": "output", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CLK": { "direction": "input", "bits": [ 4 ] }, "PRESET": { "direction": "input", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.37-279.40" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.34-279.35" } }, "PRESET": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.42-279.48" } }, "Q": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.25-279.26" } } } }, "DFFPE": { "attributes": { "abc9_box_id": "00000000000000000000000000001111", "blackbox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.1-315.10" }, "parameter_default_values": { "INIT": "1" }, "ports": { "Q": { "direction": "output", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CLK": { "direction": "input", "bits": [ 4 ] }, "CE": { "direction": "input", "bits": [ 5 ] }, "PRESET": { "direction": "input", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CE": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.43-298.45" } }, "CLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.38-298.41" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.35-298.36" } }, "PRESET": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.47-298.53" } }, "Q": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.26-298.27" } } } }, "DFFR": { "attributes": { "abc9_flop": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.1-256.10" }, "parameter_default_values": { "INIT": "0" }, "ports": { "Q": { "direction": "output", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CLK": { "direction": "input", "bits": [ 4 ] }, "RESET": { "direction": "input", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.37-240.40" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.34-240.35" } }, "Q": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.25-240.26" } }, "RESET": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.42-240.47" } } } }, "DFFRE": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_flop": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.1-276.10" }, "parameter_default_values": { "INIT": "0" }, "ports": { "Q": { "direction": "output", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CLK": { "direction": "input", "bits": [ 4 ] }, "CE": { "direction": "input", "bits": [ 5 ] }, "RESET": { "direction": "input", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CE": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.43-259.45" } }, "CLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.38-259.41" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.35-259.36" } }, "Q": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.26-259.27" } }, "RESET": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.47-259.52" } } } }, "DFFS": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_flop": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.1-217.10" }, "parameter_default_values": { "INIT": "1" }, "ports": { "Q": { "direction": "output", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CLK": { "direction": "input", "bits": [ 4 ] }, "SET": { "direction": "input", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.37-201.40" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.34-201.35" } }, "Q": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.25-201.26" } }, "SET": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.42-201.45" } } } }, "DFFSE": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_flop": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.1-237.10" }, "parameter_default_values": { "INIT": "1" }, "ports": { "Q": { "direction": "output", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CLK": { "direction": "input", "bits": [ 4 ] }, "CE": { "direction": "input", "bits": [ 5 ] }, "SET": { "direction": "input", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CE": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.43-220.45" } }, "CLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.38-220.41" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.35-220.36" } }, "Q": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.26-220.27" } }, "SET": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.47-220.50" } } } }, "DHCEN": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1041.1-1044.10" }, "ports": { "CLKIN": { "direction": "input", "bits": [ 2 ] }, "CE": { "direction": "input", "bits": [ 3 ] }, "CLKOUT": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "CE": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1042.13-1042.15" } }, "CLKIN": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1042.7-1042.12" } }, "CLKOUT": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1043.8-1043.14" } } } }, "DHCENC": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1124.1-1127.10" }, "ports": { "CLKIN": { "direction": "input", "bits": [ 2 ] }, "CE": { "direction": "input", "bits": [ 3 ] }, "CLKOUT": { "direction": "output", "bits": [ 4 ] }, "CLKOUTN": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CE": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1125.14-1125.16" } }, "CLKIN": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1125.7-1125.12" } }, "CLKOUT": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1126.8-1126.14" } }, "CLKOUTN": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1126.16-1126.23" } } } }, "DLLDLY": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1046.1-1055.10" }, "parameter_default_values": { "DLL_INSEL": "1", "DLY_ADJ": "00000000000000000000000000000000", "DLY_SIGN": "0" }, "ports": { "CLKIN": { "direction": "input", "bits": [ 2 ] }, "DLLSTEP": { "direction": "input", "bits": [ 3, 4, 5, 6, 7, 8, 9, 10 ] }, "DIR": { "direction": "input", "bits": [ 11 ] }, "LOADN": { "direction": "input", "bits": [ 12 ] }, "MOVE": { "direction": "input", "bits": [ 13 ] }, "CLKOUT": { "direction": "output", "bits": [ 14 ] }, "FLAG": { "direction": "output", "bits": [ 15 ] } }, "cells": { }, "netnames": { "CLKIN": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1047.7-1047.12" } }, "CLKOUT": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1050.8-1050.14" } }, "DIR": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1049.7-1049.10" } }, "DLLSTEP": { "hide_name": 0, "bits": [ 3, 4, 5, 6, 7, 8, 9, 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1048.13-1048.20" } }, "FLAG": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1051.8-1051.12" } }, "LOADN": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1049.11-1049.16" } }, "MOVE": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1049.17-1049.21" } } } }, "DP": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1641.1-1726.10" }, "parameter_default_values": { "BIT_WIDTH_0": "00000000000000000000000000010000", "BIT_WIDTH_1": "00000000000000000000000000010000", "BLK_SEL": "000", "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "READ_MODE0": "0", "READ_MODE1": "0", "RESET_MODE": "SYNC", "WRITE_MODE0": "00", "WRITE_MODE1": "00" }, "ports": { "DOA": { "direction": "output", "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ] }, "DOB": { "direction": "output", "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ] }, "DIA": { "direction": "input", "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ] }, "DIB": { "direction": "input", "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ] }, "BLKSEL": { "direction": "input", "bits": [ 66, 67, 68 ] }, "ADA": { "direction": "input", "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ] }, "ADB": { "direction": "input", "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ] }, "WREA": { "direction": "input", "bits": [ 97 ] }, "WREB": { "direction": "input", "bits": [ 98 ] }, "CLKA": { "direction": "input", "bits": [ 99 ] }, "CLKB": { "direction": "input", "bits": [ 100 ] }, "CEA": { "direction": "input", "bits": [ 101 ] }, "CEB": { "direction": "input", "bits": [ 102 ] }, "OCEA": { "direction": "input", "bits": [ 103 ] }, "OCEB": { "direction": "input", "bits": [ 104 ] }, "RESETA": { "direction": "input", "bits": [ 105 ] }, "RESETB": { "direction": "input", "bits": [ 106 ] } }, "cells": { }, "netnames": { "ADA": { "hide_name": 0, "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1719.14-1719.17" } }, "ADB": { "hide_name": 0, "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1719.19-1719.22" } }, "BLKSEL": { "hide_name": 0, "bits": [ 66, 67, 68 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1718.13-1718.19" } }, "CEA": { "hide_name": 0, "bits": [ 101 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1722.7-1722.10" } }, "CEB": { "hide_name": 0, "bits": [ 102 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1722.12-1722.15" } }, "CLKA": { "hide_name": 0, "bits": [ 99 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1721.7-1721.11" } }, "CLKB": { "hide_name": 0, "bits": [ 100 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1721.13-1721.17" } }, "DIA": { "hide_name": 0, "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1717.14-1717.17" } }, "DIB": { "hide_name": 0, "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1717.19-1717.22" } }, "DOA": { "hide_name": 0, "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1716.15-1716.18" } }, "DOB": { "hide_name": 0, "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1716.20-1716.23" } }, "OCEA": { "hide_name": 0, "bits": [ 103 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1723.7-1723.11" } }, "OCEB": { "hide_name": 0, "bits": [ 104 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1723.13-1723.17" } }, "RESETA": { "hide_name": 0, "bits": [ 105 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1724.7-1724.13" } }, "RESETB": { "hide_name": 0, "bits": [ 106 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1724.15-1724.21" } }, "WREA": { "hide_name": 0, "bits": [ 97 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1720.7-1720.11" } }, "WREB": { "hide_name": 0, "bits": [ 98 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1720.13-1720.17" } } } }, "DPB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:537.1-619.10" }, "parameter_default_values": { "BIT_WIDTH_0": "00000000000000000000000000010000", "BIT_WIDTH_1": "00000000000000000000000000010000", "BLK_SEL_0": "000", "BLK_SEL_1": "000", "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "READ_MODE0": "0", "READ_MODE1": "0", "RESET_MODE": "SYNC", "WRITE_MODE0": "00", "WRITE_MODE1": "00" }, "ports": { "CLKA": { "direction": "input", "bits": [ 2 ] }, "CEA": { "direction": "input", "bits": [ 3 ] }, "CLKB": { "direction": "input", "bits": [ 4 ] }, "CEB": { "direction": "input", "bits": [ 5 ] }, "OCEA": { "direction": "input", "bits": [ 6 ] }, "OCEB": { "direction": "input", "bits": [ 7 ] }, "RESETA": { "direction": "input", "bits": [ 8 ] }, "RESETB": { "direction": "input", "bits": [ 9 ] }, "WREA": { "direction": "input", "bits": [ 10 ] }, "WREB": { "direction": "input", "bits": [ 11 ] }, "ADA": { "direction": "input", "bits": [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ] }, "ADB": { "direction": "input", "bits": [ 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39 ] }, "BLKSELA": { "direction": "input", "bits": [ 40, 41, 42 ] }, "BLKSELB": { "direction": "input", "bits": [ 43, 44, 45 ] }, "DIA": { "direction": "input", "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ] }, "DIB": { "direction": "input", "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ] }, "DOA": { "direction": "output", "bits": [ 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93 ] }, "DOB": { "direction": "output", "bits": [ 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ] } }, "cells": { }, "netnames": { "ADA": { "hide_name": 0, "bits": [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:615.14-615.17" } }, "ADB": { "hide_name": 0, "bits": [ 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:615.19-615.22" } }, "BLKSELA": { "hide_name": 0, "bits": [ 40, 41, 42 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:616.13-616.20" } }, "BLKSELB": { "hide_name": 0, "bits": [ 43, 44, 45 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:616.22-616.29" } }, "CEA": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:611.13-611.16" } }, "CEB": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:611.24-611.27" } }, "CLKA": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:611.7-611.11" } }, "CLKB": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:611.18-611.22" } }, "DIA": { "hide_name": 0, "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:617.14-617.17" } }, "DIB": { "hide_name": 0, "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:617.19-617.22" } }, "DOA": { "hide_name": 0, "bits": [ 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:618.15-618.18" } }, "DOB": { "hide_name": 0, "bits": [ 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:618.20-618.23" } }, "OCEA": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:612.7-612.11" } }, "OCEB": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:612.13-612.17" } }, "RESETA": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:613.7-613.13" } }, "RESETB": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:613.15-613.21" } }, "WREA": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:614.7-614.11" } }, "WREB": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:614.13-614.17" } } } }, "DPX9": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1729.1-1814.10" }, "parameter_default_values": { "BIT_WIDTH_0": "00000000000000000000000000010010", "BIT_WIDTH_1": "00000000000000000000000000010010", "BLK_SEL": "000", "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "READ_MODE0": "0", "READ_MODE1": "0", "RESET_MODE": "SYNC", "WRITE_MODE0": "00", "WRITE_MODE1": "00" }, "ports": { "DOA": { "direction": "output", "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ] }, "DOB": { "direction": "output", "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ] }, "DIA": { "direction": "input", "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ] }, "DIB": { "direction": "input", "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ] }, "BLKSEL": { "direction": "input", "bits": [ 74, 75, 76 ] }, "ADA": { "direction": "input", "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ] }, "ADB": { "direction": "input", "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ] }, "WREA": { "direction": "input", "bits": [ 105 ] }, "WREB": { "direction": "input", "bits": [ 106 ] }, "CLKA": { "direction": "input", "bits": [ 107 ] }, "CLKB": { "direction": "input", "bits": [ 108 ] }, "CEA": { "direction": "input", "bits": [ 109 ] }, "CEB": { "direction": "input", "bits": [ 110 ] }, "OCEA": { "direction": "input", "bits": [ 111 ] }, "OCEB": { "direction": "input", "bits": [ 112 ] }, "RESETA": { "direction": "input", "bits": [ 113 ] }, "RESETB": { "direction": "input", "bits": [ 114 ] } }, "cells": { }, "netnames": { "ADA": { "hide_name": 0, "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1807.14-1807.17" } }, "ADB": { "hide_name": 0, "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1807.19-1807.22" } }, "BLKSEL": { "hide_name": 0, "bits": [ 74, 75, 76 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1806.13-1806.19" } }, "CEA": { "hide_name": 0, "bits": [ 109 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1810.7-1810.10" } }, "CEB": { "hide_name": 0, "bits": [ 110 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1810.12-1810.15" } }, "CLKA": { "hide_name": 0, "bits": [ 107 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1809.7-1809.11" } }, "CLKB": { "hide_name": 0, "bits": [ 108 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1809.13-1809.17" } }, "DIA": { "hide_name": 0, "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1805.14-1805.17" } }, "DIB": { "hide_name": 0, "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1805.19-1805.22" } }, "DOA": { "hide_name": 0, "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1804.15-1804.18" } }, "DOB": { "hide_name": 0, "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1804.20-1804.23" } }, "OCEA": { "hide_name": 0, "bits": [ 111 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1811.7-1811.11" } }, "OCEB": { "hide_name": 0, "bits": [ 112 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1811.13-1811.17" } }, "RESETA": { "hide_name": 0, "bits": [ 113 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1812.7-1812.13" } }, "RESETB": { "hide_name": 0, "bits": [ 114 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1812.15-1812.21" } }, "WREA": { "hide_name": 0, "bits": [ 105 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1808.7-1808.11" } }, "WREB": { "hide_name": 0, "bits": [ 106 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1808.13-1808.17" } } } }, "DPX9B": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:622.1-704.10" }, "parameter_default_values": { "BIT_WIDTH_0": "00000000000000000000000000010010", "BIT_WIDTH_1": "00000000000000000000000000010010", "BLK_SEL_0": "000", "BLK_SEL_1": "000", "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "READ_MODE0": "0", "READ_MODE1": "0", "RESET_MODE": "SYNC", "WRITE_MODE0": "00", "WRITE_MODE1": "00" }, "ports": { "CLKA": { "direction": "input", "bits": [ 2 ] }, "CEA": { "direction": "input", "bits": [ 3 ] }, "CLKB": { "direction": "input", "bits": [ 4 ] }, "CEB": { "direction": "input", "bits": [ 5 ] }, "OCEA": { "direction": "input", "bits": [ 6 ] }, "OCEB": { "direction": "input", "bits": [ 7 ] }, "RESETA": { "direction": "input", "bits": [ 8 ] }, "RESETB": { "direction": "input", "bits": [ 9 ] }, "WREA": { "direction": "input", "bits": [ 10 ] }, "WREB": { "direction": "input", "bits": [ 11 ] }, "ADA": { "direction": "input", "bits": [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ] }, "ADB": { "direction": "input", "bits": [ 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39 ] }, "DIA": { "direction": "input", "bits": [ 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ] }, "DIB": { "direction": "input", "bits": [ 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75 ] }, "BLKSELA": { "direction": "input", "bits": [ 76, 77, 78 ] }, "BLKSELB": { "direction": "input", "bits": [ 79, 80, 81 ] }, "DOA": { "direction": "output", "bits": [ 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ] }, "DOB": { "direction": "output", "bits": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117 ] } }, "cells": { }, "netnames": { "ADA": { "hide_name": 0, "bits": [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:700.14-700.17" } }, "ADB": { "hide_name": 0, "bits": [ 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:700.19-700.22" } }, "BLKSELA": { "hide_name": 0, "bits": [ 76, 77, 78 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:702.13-702.20" } }, "BLKSELB": { "hide_name": 0, "bits": [ 79, 80, 81 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:702.22-702.29" } }, "CEA": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:696.13-696.16" } }, "CEB": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:696.24-696.27" } }, "CLKA": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:696.7-696.11" } }, "CLKB": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:696.18-696.22" } }, "DIA": { "hide_name": 0, "bits": [ 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:701.14-701.17" } }, "DIB": { "hide_name": 0, "bits": [ 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:701.19-701.22" } }, "DOA": { "hide_name": 0, "bits": [ 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:703.15-703.18" } }, "DOB": { "hide_name": 0, "bits": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:703.20-703.23" } }, "OCEA": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:697.7-697.11" } }, "OCEB": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:697.13-697.17" } }, "RESETA": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:698.7-698.13" } }, "RESETB": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:698.15-698.21" } }, "WREA": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:699.7-699.11" } }, "WREB": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:699.13-699.17" } } } }, "DQCE": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1112.1-1116.10" }, "ports": { "CLKIN": { "direction": "input", "bits": [ 2 ] }, "CE": { "direction": "input", "bits": [ 3 ] }, "CLKOUT": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "CE": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1114.7-1114.9" } }, "CLKIN": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1113.7-1113.12" } }, "CLKOUT": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1115.8-1115.14" } } } }, "DQS": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:875.1-895.10" }, "parameter_default_values": { "DQS_MODE": " ", "FIFO_MODE_SEL": " ", "GSREN": " ", "HWL": " ", "ID": " ", "RD_PNTR": " " }, "ports": { "DQSR90": { "direction": "output", "bits": [ 2 ] }, "DQSW0": { "direction": "output", "bits": [ 3 ] }, "DQSW270": { "direction": "output", "bits": [ 4 ] }, "RPOINT": { "direction": "output", "bits": [ 5, 6, 7 ] }, "WPOINT": { "direction": "output", "bits": [ 8, 9, 10 ] }, "RVALID": { "direction": "output", "bits": [ 11 ] }, "RBURST": { "direction": "output", "bits": [ 12 ] }, "RFLAG": { "direction": "output", "bits": [ 13 ] }, "WFLAG": { "direction": "output", "bits": [ 14 ] }, "DQSIN": { "direction": "input", "bits": [ 15 ] }, "DLLSTEP": { "direction": "input", "bits": [ 16, 17, 18, 19, 20, 21, 22, 23 ] }, "WSTEP": { "direction": "input", "bits": [ 24, 25, 26, 27, 28, 29, 30, 31 ] }, "READ": { "direction": "input", "bits": [ 32, 33, 34, 35 ] }, "RLOADN": { "direction": "input", "bits": [ 36 ] }, "RMOVE": { "direction": "input", "bits": [ 37 ] }, "RDIR": { "direction": "input", "bits": [ 38 ] }, "WLOADN": { "direction": "input", "bits": [ 39 ] }, "WMOVE": { "direction": "input", "bits": [ 40 ] }, "WDIR": { "direction": "input", "bits": [ 41 ] }, "HOLD": { "direction": "input", "bits": [ 42 ] }, "RCLKSEL": { "direction": "input", "bits": [ 43, 44, 45 ] }, "PCLK": { "direction": "input", "bits": [ 46 ] }, "FCLK": { "direction": "input", "bits": [ 47 ] }, "RESET": { "direction": "input", "bits": [ 48 ] } }, "cells": { }, "netnames": { "DLLSTEP": { "hide_name": 0, "bits": [ 16, 17, 18, 19, 20, 21, 22, 23 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:881.17-881.24" } }, "DQSIN": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:878.11-878.16" } }, "DQSR90": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:885.12-885.18" } }, "DQSW0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:885.20-885.25" } }, "DQSW270": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:885.27-885.34" } }, "FCLK": { "hide_name": 0, "bits": [ 47 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:878.22-878.26" } }, "HOLD": { "hide_name": 0, "bits": [ 42 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:883.53-883.57" } }, "PCLK": { "hide_name": 0, "bits": [ 46 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:878.17-878.21" } }, "RBURST": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:887.19-887.25" } }, "RCLKSEL": { "hide_name": 0, "bits": [ 43, 44, 45 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:880.17-880.24" } }, "RDIR": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:883.26-883.30" } }, "READ": { "hide_name": 0, "bits": [ 32, 33, 34, 35 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:879.17-879.21" } }, "RESET": { "hide_name": 0, "bits": [ 48 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:878.27-878.32" } }, "RFLAG": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:887.27-887.32" } }, "RLOADN": { "hide_name": 0, "bits": [ 36 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:883.11-883.17" } }, "RMOVE": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:883.19-883.24" } }, "RPOINT": { "hide_name": 0, "bits": [ 5, 6, 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.18-886.24" } }, "RVALID": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:887.12-887.18" } }, "WDIR": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:883.47-883.51" } }, "WFLAG": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:887.34-887.39" } }, "WLOADN": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:883.32-883.38" } }, "WMOVE": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:883.40-883.45" } }, "WPOINT": { "hide_name": 0, "bits": [ 8, 9, 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.26-886.32" } }, "WSTEP": { "hide_name": 0, "bits": [ 24, 25, 26, 27, 28, 29, 30, 31 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:882.17-882.22" } } } }, "ELVDS_IBUF": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:975.1-978.10" }, "ports": { "O": { "direction": "output", "bits": [ 2 ] }, "I": { "direction": "input", "bits": [ 3 ] }, "IB": { "direction": "input", "bits": [ 4 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:977.8-977.9" } }, "IB": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:977.11-977.13" } }, "O": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:976.8-976.9" } } } }, "ELVDS_IBUF_MIPI": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1021.1-1024.10" }, "ports": { "OH": { "direction": "output", "bits": [ 2 ] }, "OL": { "direction": "output", "bits": [ 3 ] }, "I": { "direction": "input", "bits": [ 4 ] }, "IB": { "direction": "input", "bits": [ 5 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1023.8-1023.9" } }, "IB": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1023.11-1023.13" } }, "OH": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1022.8-1022.10" } }, "OL": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1022.12-1022.14" } } } }, "ELVDS_IOBUF": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:985.1-989.10" }, "ports": { "O": { "direction": "output", "bits": [ 2 ] }, "IO": { "direction": "inout", "bits": [ 3 ] }, "IOB": { "direction": "inout", "bits": [ 4 ] }, "I": { "direction": "input", "bits": [ 5 ] }, "OEN": { "direction": "input", "bits": [ 6 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:988.7-988.8" } }, "IO": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:987.7-987.9" } }, "IOB": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:987.11-987.14" } }, "O": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:986.10-986.11" } }, "OEN": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:988.10-988.13" } } } }, "ELVDS_OBUF": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:585.1-591.10" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "O": { "direction": "output", "bits": [ 3 ] }, "OB": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:586.9-586.10" } }, "O": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:587.10-587.11" } }, "OB": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:588.10-588.12" } } } }, "ELVDS_TBUF": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:980.1-983.10" }, "ports": { "O": { "direction": "output", "bits": [ 2 ] }, "OB": { "direction": "output", "bits": [ 3 ] }, "I": { "direction": "input", "bits": [ 4 ] }, "OEN": { "direction": "input", "bits": [ 5 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:982.8-982.9" } }, "O": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:981.8-981.9" } }, "OB": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:981.11-981.13" } }, "OEN": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:982.11-982.14" } } } }, "EMCU": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1970.1-2066.10" }, "ports": { "FCLK": { "direction": "input", "bits": [ 2 ] }, "PORESETN": { "direction": "input", "bits": [ 3 ] }, "SYSRESETN": { "direction": "input", "bits": [ 4 ] }, "RTCSRCCLK": { "direction": "input", "bits": [ 5 ] }, "IOEXPOUTPUTO": { "direction": "output", "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ] }, "IOEXPOUTPUTENO": { "direction": "output", "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ] }, "IOEXPINPUTI": { "direction": "input", "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53 ] }, "UART0TXDO": { "direction": "output", "bits": [ 54 ] }, "UART1TXDO": { "direction": "output", "bits": [ 55 ] }, "UART0BAUDTICK": { "direction": "output", "bits": [ 56 ] }, "UART1BAUDTICK": { "direction": "output", "bits": [ 57 ] }, "UART0RXDI": { "direction": "input", "bits": [ 58 ] }, "UART1RXDI": { "direction": "input", "bits": [ 59 ] }, "INTMONITOR": { "direction": "output", "bits": [ 60 ] }, "MTXHRESETN": { "direction": "output", "bits": [ 61 ] }, "SRAM0ADDR": { "direction": "output", "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74 ] }, "SRAM0WREN": { "direction": "output", "bits": [ 75, 76, 77, 78 ] }, "SRAM0WDATA": { "direction": "output", "bits": [ 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110 ] }, "SRAM0CS": { "direction": "output", "bits": [ 111 ] }, "SRAM0RDATA": { "direction": "input", "bits": [ 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143 ] }, "TARGFLASH0HSEL": { "direction": "output", "bits": [ 144 ] }, "TARGFLASH0HADDR": { "direction": "output", "bits": [ 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173 ] }, "TARGFLASH0HTRANS": { "direction": "output", "bits": [ 174, 175 ] }, "TARGFLASH0HSIZE": { "direction": "output", "bits": [ 176, 177, 178 ] }, "TARGFLASH0HBURST": { "direction": "output", "bits": [ 179, 180, 181 ] }, "TARGFLASH0HREADYMUX": { "direction": "output", "bits": [ 182 ] }, "TARGFLASH0HRDATA": { "direction": "input", "bits": [ 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214 ] }, "TARGFLASH0HRUSER": { "direction": "input", "bits": [ 215, 216, 217 ] }, "TARGFLASH0HRESP": { "direction": "input", "bits": [ 218 ] }, "TARGFLASH0EXRESP": { "direction": "input", "bits": [ 219 ] }, "TARGFLASH0HREADYOUT": { "direction": "input", "bits": [ 220 ] }, "TARGEXP0HSEL": { "direction": "output", "bits": [ 221 ] }, "TARGEXP0HADDR": { "direction": "output", "bits": [ 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253 ] }, "TARGEXP0HTRANS": { "direction": "output", "bits": [ 254, 255 ] }, "TARGEXP0HWRITE": { "direction": "output", "bits": [ 256 ] }, "TARGEXP0HSIZE": { "direction": "output", "bits": [ 257, 258, 259 ] }, "TARGEXP0HBURST": { "direction": "output", "bits": [ 260, 261, 262 ] }, "TARGEXP0HPROT": { "direction": "output", "bits": [ 263, 264, 265, 266 ] }, "TARGEXP0MEMATTR": { "direction": "output", "bits": [ 267, 268 ] }, "TARGEXP0EXREQ": { "direction": "output", "bits": [ 269 ] }, "TARGEXP0HMASTER": { "direction": "output", "bits": [ 270, 271, 272, 273 ] }, "TARGEXP0HWDATA": { "direction": "output", "bits": [ 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305 ] }, "TARGEXP0HMASTLOCK": { "direction": "output", "bits": [ 306 ] }, "TARGEXP0HREADYMUX": { "direction": "output", "bits": [ 307 ] }, "TARGEXP0HAUSER": { "direction": "output", "bits": [ 308 ] }, "TARGEXP0HWUSER": { "direction": "output", "bits": [ 309, 310, 311, 312 ] }, "TARGEXP0HRDATA": { "direction": "input", "bits": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344 ] }, "TARGEXP0HREADYOUT": { "direction": "input", "bits": [ 345 ] }, "TARGEXP0HRESP": { "direction": "input", "bits": [ 346 ] }, "TARGEXP0EXRESP": { "direction": "input", "bits": [ 347 ] }, "TARGEXP0HRUSER": { "direction": "input", "bits": [ 348, 349, 350 ] }, "INITEXP0HRDATA": { "direction": "output", "bits": [ 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382 ] }, "INITEXP0HREADY": { "direction": "output", "bits": [ 383 ] }, "INITEXP0HRESP": { "direction": "output", "bits": [ 384 ] }, "INITEXP0EXRESP": { "direction": "output", "bits": [ 385 ] }, "INITEXP0HRUSER": { "direction": "output", "bits": [ 386, 387, 388 ] }, "INITEXP0HSEL": { "direction": "input", "bits": [ 389 ] }, "INITEXP0HADDR": { "direction": "input", "bits": [ 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421 ] }, "INITEXP0HTRANS": { "direction": "input", "bits": [ 422, 423 ] }, "INITEXP0HWRITE": { "direction": "input", "bits": [ 424 ] }, "INITEXP0HSIZE": { "direction": "input", "bits": [ 425, 426, 427 ] }, "INITEXP0HBURST": { "direction": "input", "bits": [ 428, 429, 430 ] }, "INITEXP0HPROT": { "direction": "input", "bits": [ 431, 432, 433, 434 ] }, "INITEXP0MEMATTR": { "direction": "input", "bits": [ 435, 436 ] }, "INITEXP0EXREQ": { "direction": "input", "bits": [ 437 ] }, "INITEXP0HMASTER": { "direction": "input", "bits": [ 438, 439, 440, 441 ] }, "INITEXP0HWDATA": { "direction": "input", "bits": [ 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473 ] }, "INITEXP0HMASTLOCK": { "direction": "input", "bits": [ 474 ] }, "INITEXP0HAUSER": { "direction": "input", "bits": [ 475 ] }, "INITEXP0HWUSER": { "direction": "input", "bits": [ 476, 477, 478, 479 ] }, "APBTARGEXP2PSTRB": { "direction": "output", "bits": [ 480, 481, 482, 483 ] }, "APBTARGEXP2PPROT": { "direction": "output", "bits": [ 484, 485, 486 ] }, "APBTARGEXP2PSEL": { "direction": "output", "bits": [ 487 ] }, "APBTARGEXP2PENABLE": { "direction": "output", "bits": [ 488 ] }, "APBTARGEXP2PADDR": { "direction": "output", "bits": [ 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500 ] }, "APBTARGEXP2PWRITE": { "direction": "output", "bits": [ 501 ] }, "APBTARGEXP2PWDATA": { "direction": "output", "bits": [ 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533 ] }, "APBTARGEXP2PRDATA": { "direction": "input", "bits": [ 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565 ] }, "APBTARGEXP2PREADY": { "direction": "input", "bits": [ 566 ] }, "APBTARGEXP2PSLVERR": { "direction": "input", "bits": [ 567 ] }, "MTXREMAP": { "direction": "input", "bits": [ 568, 569, 570, 571 ] }, "DAPTDO": { "direction": "output", "bits": [ 572 ] }, "DAPJTAGNSW": { "direction": "output", "bits": [ 573 ] }, "DAPNTDOEN": { "direction": "output", "bits": [ 574 ] }, "DAPSWDITMS": { "direction": "input", "bits": [ 575 ] }, "DAPTDI": { "direction": "input", "bits": [ 576 ] }, "DAPNTRST": { "direction": "input", "bits": [ 577 ] }, "DAPSWCLKTCK": { "direction": "input", "bits": [ 578 ] }, "TPIUTRACEDATA": { "direction": "output", "bits": [ 579, 580, 581, 582 ] }, "TPIUTRACECLK": { "direction": "output", "bits": [ 583 ] }, "GPINT": { "direction": "input", "bits": [ 584, 585, 586, 587, 588 ] }, "FLASHERR": { "direction": "input", "bits": [ 589 ] }, "FLASHINT": { "direction": "input", "bits": [ 590 ] } }, "cells": { }, "netnames": { "APBTARGEXP2PADDR": { "hide_name": 0, "bits": [ 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2045.18-2045.34" } }, "APBTARGEXP2PENABLE": { "hide_name": 0, "bits": [ 488 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2044.18-2044.36" } }, "APBTARGEXP2PPROT": { "hide_name": 0, "bits": [ 484, 485, 486 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2042.18-2042.34" } }, "APBTARGEXP2PRDATA": { "hide_name": 0, "bits": [ 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2048.18-2048.35" } }, "APBTARGEXP2PREADY": { "hide_name": 0, "bits": [ 566 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2049.18-2049.35" } }, "APBTARGEXP2PSEL": { "hide_name": 0, "bits": [ 487 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2043.18-2043.33" } }, "APBTARGEXP2PSLVERR": { "hide_name": 0, "bits": [ 567 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2050.18-2050.36" } }, "APBTARGEXP2PSTRB": { "hide_name": 0, "bits": [ 480, 481, 482, 483 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2041.18-2041.34" } }, "APBTARGEXP2PWDATA": { "hide_name": 0, "bits": [ 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2047.18-2047.35" } }, "APBTARGEXP2PWRITE": { "hide_name": 0, "bits": [ 501 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2046.18-2046.35" } }, "DAPJTAGNSW": { "hide_name": 0, "bits": [ 573 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2053.18-2053.28" } }, "DAPNTDOEN": { "hide_name": 0, "bits": [ 574 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2054.18-2054.27" } }, "DAPNTRST": { "hide_name": 0, "bits": [ 577 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2057.18-2057.26" } }, "DAPSWCLKTCK": { "hide_name": 0, "bits": [ 578 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2058.18-2058.29" } }, "DAPSWDITMS": { "hide_name": 0, "bits": [ 575 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2055.18-2055.28" } }, "DAPTDI": { "hide_name": 0, "bits": [ 576 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2056.18-2056.24" } }, "DAPTDO": { "hide_name": 0, "bits": [ 572 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2052.18-2052.24" } }, "FCLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1971.18-1971.22" } }, "FLASHERR": { "hide_name": 0, "bits": [ 589 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2062.18-2062.26" } }, "FLASHINT": { "hide_name": 0, "bits": [ 590 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2063.18-2063.26" } }, "GPINT": { "hide_name": 0, "bits": [ 584, 585, 586, 587, 588 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2061.18-2061.23" } }, "INITEXP0EXREQ": { "hide_name": 0, "bits": [ 437 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2035.18-2035.31" } }, "INITEXP0EXRESP": { "hide_name": 0, "bits": [ 385 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2025.18-2025.32" } }, "INITEXP0HADDR": { "hide_name": 0, "bits": [ 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2028.18-2028.31" } }, "INITEXP0HAUSER": { "hide_name": 0, "bits": [ 475 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2039.18-2039.32" } }, "INITEXP0HBURST": { "hide_name": 0, "bits": [ 428, 429, 430 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2032.18-2032.32" } }, "INITEXP0HMASTER": { "hide_name": 0, "bits": [ 438, 439, 440, 441 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2036.18-2036.33" } }, "INITEXP0HMASTLOCK": { "hide_name": 0, "bits": [ 474 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2038.18-2038.35" } }, "INITEXP0HPROT": { "hide_name": 0, "bits": [ 431, 432, 433, 434 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2033.18-2033.31" } }, "INITEXP0HRDATA": { "hide_name": 0, "bits": [ 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2022.18-2022.32" } }, "INITEXP0HREADY": { "hide_name": 0, "bits": [ 383 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2023.18-2023.32" } }, "INITEXP0HRESP": { "hide_name": 0, "bits": [ 384 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2024.18-2024.31" } }, "INITEXP0HRUSER": { "hide_name": 0, "bits": [ 386, 387, 388 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2026.18-2026.32" } }, "INITEXP0HSEL": { "hide_name": 0, "bits": [ 389 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2027.18-2027.30" } }, "INITEXP0HSIZE": { "hide_name": 0, "bits": [ 425, 426, 427 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2031.18-2031.31" } }, "INITEXP0HTRANS": { "hide_name": 0, "bits": [ 422, 423 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2029.18-2029.32" } }, "INITEXP0HWDATA": { "hide_name": 0, "bits": [ 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2037.18-2037.32" } }, "INITEXP0HWRITE": { "hide_name": 0, "bits": [ 424 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2030.18-2030.32" } }, "INITEXP0HWUSER": { "hide_name": 0, "bits": [ 476, 477, 478, 479 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2040.18-2040.32" } }, "INITEXP0MEMATTR": { "hide_name": 0, "bits": [ 435, 436 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2034.18-2034.33" } }, "INTMONITOR": { "hide_name": 0, "bits": [ 60 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1984.18-1984.28" } }, "IOEXPINPUTI": { "hide_name": 0, "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1977.18-1977.29" } }, "IOEXPOUTPUTENO": { "hide_name": 0, "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1976.18-1976.32" } }, "IOEXPOUTPUTO": { "hide_name": 0, "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1975.18-1975.30" } }, "MTXHRESETN": { "hide_name": 0, "bits": [ 61 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1985.18-1985.28" } }, "MTXREMAP": { "hide_name": 0, "bits": [ 568, 569, 570, 571 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2051.18-2051.26" } }, "PORESETN": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1972.18-1972.26" } }, "RTCSRCCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1974.18-1974.27" } }, "SRAM0ADDR": { "hide_name": 0, "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1986.18-1986.27" } }, "SRAM0CS": { "hide_name": 0, "bits": [ 111 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1989.18-1989.25" } }, "SRAM0RDATA": { "hide_name": 0, "bits": [ 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1990.18-1990.28" } }, "SRAM0WDATA": { "hide_name": 0, "bits": [ 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1988.18-1988.28" } }, "SRAM0WREN": { "hide_name": 0, "bits": [ 75, 76, 77, 78 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1987.18-1987.27" } }, "SYSRESETN": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1973.18-1973.27" } }, "TARGEXP0EXREQ": { "hide_name": 0, "bits": [ 269 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2010.18-2010.31" } }, "TARGEXP0EXRESP": { "hide_name": 0, "bits": [ 347 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2020.18-2020.32" } }, "TARGEXP0HADDR": { "hide_name": 0, "bits": [ 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2003.18-2003.31" } }, "TARGEXP0HAUSER": { "hide_name": 0, "bits": [ 308 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2015.18-2015.32" } }, "TARGEXP0HBURST": { "hide_name": 0, "bits": [ 260, 261, 262 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2007.18-2007.32" } }, "TARGEXP0HMASTER": { "hide_name": 0, "bits": [ 270, 271, 272, 273 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2011.18-2011.33" } }, "TARGEXP0HMASTLOCK": { "hide_name": 0, "bits": [ 306 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2013.18-2013.35" } }, "TARGEXP0HPROT": { "hide_name": 0, "bits": [ 263, 264, 265, 266 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2008.18-2008.31" } }, "TARGEXP0HRDATA": { "hide_name": 0, "bits": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2017.18-2017.32" } }, "TARGEXP0HREADYMUX": { "hide_name": 0, "bits": [ 307 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2014.18-2014.35" } }, "TARGEXP0HREADYOUT": { "hide_name": 0, "bits": [ 345 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2018.18-2018.35" } }, "TARGEXP0HRESP": { "hide_name": 0, "bits": [ 346 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2019.18-2019.31" } }, "TARGEXP0HRUSER": { "hide_name": 0, "bits": [ 348, 349, 350 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2021.18-2021.32" } }, "TARGEXP0HSEL": { "hide_name": 0, "bits": [ 221 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2002.18-2002.30" } }, "TARGEXP0HSIZE": { "hide_name": 0, "bits": [ 257, 258, 259 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2006.18-2006.31" } }, "TARGEXP0HTRANS": { "hide_name": 0, "bits": [ 254, 255 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2004.18-2004.32" } }, "TARGEXP0HWDATA": { "hide_name": 0, "bits": [ 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2012.18-2012.32" } }, "TARGEXP0HWRITE": { "hide_name": 0, "bits": [ 256 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2005.18-2005.32" } }, "TARGEXP0HWUSER": { "hide_name": 0, "bits": [ 309, 310, 311, 312 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2016.18-2016.32" } }, "TARGEXP0MEMATTR": { "hide_name": 0, "bits": [ 267, 268 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2009.18-2009.33" } }, "TARGFLASH0EXRESP": { "hide_name": 0, "bits": [ 219 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2000.18-2000.34" } }, "TARGFLASH0HADDR": { "hide_name": 0, "bits": [ 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1992.18-1992.33" } }, "TARGFLASH0HBURST": { "hide_name": 0, "bits": [ 179, 180, 181 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1995.18-1995.34" } }, "TARGFLASH0HRDATA": { "hide_name": 0, "bits": [ 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1997.18-1997.34" } }, "TARGFLASH0HREADYMUX": { "hide_name": 0, "bits": [ 182 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1996.18-1996.37" } }, "TARGFLASH0HREADYOUT": { "hide_name": 0, "bits": [ 220 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2001.18-2001.37" } }, "TARGFLASH0HRESP": { "hide_name": 0, "bits": [ 218 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1999.18-1999.33" } }, "TARGFLASH0HRUSER": { "hide_name": 0, "bits": [ 215, 216, 217 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1998.18-1998.34" } }, "TARGFLASH0HSEL": { "hide_name": 0, "bits": [ 144 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1991.18-1991.32" } }, "TARGFLASH0HSIZE": { "hide_name": 0, "bits": [ 176, 177, 178 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1994.18-1994.33" } }, "TARGFLASH0HTRANS": { "hide_name": 0, "bits": [ 174, 175 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1993.18-1993.34" } }, "TPIUTRACECLK": { "hide_name": 0, "bits": [ 583 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2060.18-2060.30" } }, "TPIUTRACEDATA": { "hide_name": 0, "bits": [ 579, 580, 581, 582 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2059.18-2059.31" } }, "UART0BAUDTICK": { "hide_name": 0, "bits": [ 56 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1980.18-1980.31" } }, "UART0RXDI": { "hide_name": 0, "bits": [ 58 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1982.18-1982.27" } }, "UART0TXDO": { "hide_name": 0, "bits": [ 54 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1978.18-1978.27" } }, "UART1BAUDTICK": { "hide_name": 0, "bits": [ 57 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1981.18-1981.31" } }, "UART1RXDI": { "hide_name": 0, "bits": [ 59 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1983.18-1983.27" } }, "UART1TXDO": { "hide_name": 0, "bits": [ 55 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1979.18-1979.27" } } } }, "FLASH256K": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1068.1-1088.10" }, "parameter_default_values": { "ERA_S1": "0001", "ERA_S2": "0010", "ERA_S3": "0011", "ERA_S4": "0100", "ERA_S5": "0101", "IDLE": "0000", "PRO_S1": "0110", "PRO_S2": "0111", "PRO_S3": "1000", "PRO_S4": "1001", "PRO_S5": "1010", "RD_S1": "1011", "RD_S2": "1100" }, "ports": { "XADR": { "direction": "input", "bits": [ 2, 3, 4, 5, 6, 7, 8 ] }, "YADR": { "direction": "input", "bits": [ 9, 10, 11, 12, 13, 14 ] }, "XE": { "direction": "input", "bits": [ 15 ] }, "YE": { "direction": "input", "bits": [ 16 ] }, "SE": { "direction": "input", "bits": [ 17 ] }, "ERASE": { "direction": "input", "bits": [ 18 ] }, "PROG": { "direction": "input", "bits": [ 19 ] }, "NVSTR": { "direction": "input", "bits": [ 20 ] }, "DIN": { "direction": "input", "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ] }, "DOUT": { "direction": "output", "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84 ] } }, "cells": { }, "netnames": { "DIN": { "hide_name": 0, "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1073.14-1073.17" } }, "DOUT": { "hide_name": 0, "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1074.19-1074.23" } }, "ERASE": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1072.7-1072.12" } }, "NVSTR": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1072.18-1072.23" } }, "PROG": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1072.13-1072.17" } }, "SE": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1071.13-1071.15" } }, "XADR": { "hide_name": 0, "bits": [ 2, 3, 4, 5, 6, 7, 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1069.11-1069.15" } }, "XE": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1071.7-1071.9" } }, "YADR": { "hide_name": 0, "bits": [ 9, 10, 11, 12, 13, 14 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1070.11-1070.15" } }, "YE": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1071.10-1071.12" } } } }, "FLASH608K": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1090.1-1110.10" }, "parameter_default_values": { "ERA_S1": "0001", "ERA_S2": "0010", "ERA_S3": "0011", "ERA_S4": "0100", "ERA_S5": "0101", "IDLE": "0000", "PRO_S1": "0110", "PRO_S2": "0111", "PRO_S3": "1000", "PRO_S4": "1001", "PRO_S5": "1010", "RD_S1": "1011", "RD_S2": "1100" }, "ports": { "XADR": { "direction": "input", "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ] }, "YADR": { "direction": "input", "bits": [ 11, 12, 13, 14, 15, 16 ] }, "XE": { "direction": "input", "bits": [ 17 ] }, "YE": { "direction": "input", "bits": [ 18 ] }, "SE": { "direction": "input", "bits": [ 19 ] }, "ERASE": { "direction": "input", "bits": [ 20 ] }, "PROG": { "direction": "input", "bits": [ 21 ] }, "NVSTR": { "direction": "input", "bits": [ 22 ] }, "DIN": { "direction": "input", "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54 ] }, "DOUT": { "direction": "output", "bits": [ 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ] } }, "cells": { }, "netnames": { "DIN": { "hide_name": 0, "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1095.14-1095.17" } }, "DOUT": { "hide_name": 0, "bits": [ 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1096.19-1096.23" } }, "ERASE": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1094.7-1094.12" } }, "NVSTR": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1094.18-1094.23" } }, "PROG": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1094.13-1094.17" } }, "SE": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1093.13-1093.15" } }, "XADR": { "hide_name": 0, "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1091.11-1091.15" } }, "XE": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1093.7-1093.9" } }, "YADR": { "hide_name": 0, "bits": [ 11, 12, 13, 14, 15, 16 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1092.11-1092.15" } }, "YE": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1093.10-1093.12" } } } }, "FLASH64K": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1129.1-1150.10" }, "parameter_default_values": { "ERA_S1": "0001", "ERA_S2": "0010", "ERA_S3": "0011", "ERA_S4": "0100", "ERA_S5": "0101", "IDLE": "0000", "PRO_S1": "0110", "PRO_S2": "0111", "PRO_S3": "1000", "PRO_S4": "1001", "PRO_S5": "1010", "RD_S1": "1011", "RD_S2": "1100" }, "ports": { "XADR": { "direction": "input", "bits": [ 2, 3, 4, 5, 6 ] }, "YADR": { "direction": "input", "bits": [ 7, 8, 9, 10, 11, 12 ] }, "XE": { "direction": "input", "bits": [ 13 ] }, "YE": { "direction": "input", "bits": [ 14 ] }, "SE": { "direction": "input", "bits": [ 15 ] }, "ERASE": { "direction": "input", "bits": [ 16 ] }, "PROG": { "direction": "input", "bits": [ 17 ] }, "NVSTR": { "direction": "input", "bits": [ 18 ] }, "SLEEP": { "direction": "input", "bits": [ 19 ] }, "DIN": { "direction": "input", "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ] }, "DOUT": { "direction": "output", "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83 ] } }, "cells": { }, "netnames": { "DIN": { "hide_name": 0, "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1135.14-1135.17" } }, "DOUT": { "hide_name": 0, "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1136.19-1136.23" } }, "ERASE": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1133.7-1133.12" } }, "NVSTR": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1133.18-1133.23" } }, "PROG": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1133.13-1133.17" } }, "SE": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1132.13-1132.15" } }, "SLEEP": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1134.7-1134.12" } }, "XADR": { "hide_name": 0, "bits": [ 2, 3, 4, 5, 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1130.11-1130.15" } }, "XE": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1132.7-1132.9" } }, "YADR": { "hide_name": 0, "bits": [ 7, 8, 9, 10, 11, 12 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1131.11-1131.15" } }, "YE": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1132.10-1132.12" } } } }, "FLASH64KZ": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1152.1-1172.10" }, "parameter_default_values": { "ERA_S1": "0001", "ERA_S2": "0010", "ERA_S3": "0011", "ERA_S4": "0100", "ERA_S5": "0101", "IDLE": "0000", "PRO_S1": "0110", "PRO_S2": "0111", "PRO_S3": "1000", "PRO_S4": "1001", "PRO_S5": "1010", "RD_S1": "1011", "RD_S2": "1100" }, "ports": { "XADR": { "direction": "input", "bits": [ 2, 3, 4, 5, 6 ] }, "YADR": { "direction": "input", "bits": [ 7, 8, 9, 10, 11, 12 ] }, "XE": { "direction": "input", "bits": [ 13 ] }, "YE": { "direction": "input", "bits": [ 14 ] }, "SE": { "direction": "input", "bits": [ 15 ] }, "ERASE": { "direction": "input", "bits": [ 16 ] }, "PROG": { "direction": "input", "bits": [ 17 ] }, "NVSTR": { "direction": "input", "bits": [ 18 ] }, "DIN": { "direction": "input", "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ] }, "DOUT": { "direction": "output", "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ] } }, "cells": { }, "netnames": { "DIN": { "hide_name": 0, "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1157.14-1157.17" } }, "DOUT": { "hide_name": 0, "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1158.19-1158.23" } }, "ERASE": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1156.7-1156.12" } }, "NVSTR": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1156.18-1156.23" } }, "PROG": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1156.13-1156.17" } }, "SE": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1155.13-1155.15" } }, "XADR": { "hide_name": 0, "bits": [ 2, 3, 4, 5, 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1153.11-1153.15" } }, "XE": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1155.7-1155.9" } }, "YADR": { "hide_name": 0, "bits": [ 7, 8, 9, 10, 11, 12 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1154.11-1154.15" } }, "YE": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1155.10-1155.12" } } } }, "FLASH96K": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1057.1-1066.10" }, "ports": { "RA": { "direction": "input", "bits": [ 2, 3, 4, 5, 6, 7 ] }, "CA": { "direction": "input", "bits": [ 8, 9, 10, 11, 12, 13 ] }, "PA": { "direction": "input", "bits": [ 14, 15, 16, 17, 18, 19 ] }, "MODE": { "direction": "input", "bits": [ 20, 21, 22, 23 ] }, "SEQ": { "direction": "input", "bits": [ 24, 25 ] }, "ACLK": { "direction": "input", "bits": [ 26 ] }, "PW": { "direction": "input", "bits": [ 27 ] }, "RESET": { "direction": "input", "bits": [ 28 ] }, "PE": { "direction": "input", "bits": [ 29 ] }, "OE": { "direction": "input", "bits": [ 30 ] }, "RMODE": { "direction": "input", "bits": [ 31, 32 ] }, "WMODE": { "direction": "input", "bits": [ 33, 34 ] }, "RBYTESEL": { "direction": "input", "bits": [ 35, 36 ] }, "WBYTESEL": { "direction": "input", "bits": [ 37, 38 ] }, "DIN": { "direction": "input", "bits": [ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70 ] }, "DOUT": { "direction": "output", "bits": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ] } }, "cells": { }, "netnames": { "ACLK": { "hide_name": 0, "bits": [ 26 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1061.7-1061.11" } }, "CA": { "hide_name": 0, "bits": [ 8, 9, 10, 11, 12, 13 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1058.16-1058.18" } }, "DIN": { "hide_name": 0, "bits": [ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1064.14-1064.17" } }, "DOUT": { "hide_name": 0, "bits": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1065.15-1065.19" } }, "MODE": { "hide_name": 0, "bits": [ 20, 21, 22, 23 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1059.13-1059.17" } }, "OE": { "hide_name": 0, "bits": [ 30 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1061.24-1061.26" } }, "PA": { "hide_name": 0, "bits": [ 14, 15, 16, 17, 18, 19 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1058.19-1058.21" } }, "PE": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1061.21-1061.23" } }, "PW": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1061.12-1061.14" } }, "RA": { "hide_name": 0, "bits": [ 2, 3, 4, 5, 6, 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1058.13-1058.15" } }, "RBYTESEL": { "hide_name": 0, "bits": [ 35, 36 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1063.13-1063.21" } }, "RESET": { "hide_name": 0, "bits": [ 28 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1061.15-1061.20" } }, "RMODE": { "hide_name": 0, "bits": [ 31, 32 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1062.13-1062.18" } }, "SEQ": { "hide_name": 0, "bits": [ 24, 25 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1060.13-1060.16" } }, "WBYTESEL": { "hide_name": 0, "bits": [ 37, 38 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1063.22-1063.30" } }, "WMODE": { "hide_name": 0, "bits": [ 33, 34 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1062.19-1062.24" } } } }, "GND": { "attributes": { "blackbox": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:549.1-551.10" }, "ports": { "G": { "direction": "output", "bits": [ 2 ] } }, "cells": { }, "netnames": { "G": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:549.19-549.20" } } } }, "GSR": { "attributes": { "keep": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:923.1-924.10" }, "ports": { "GSRI": { "direction": "input", "bits": [ 2 ] } }, "cells": { }, "netnames": { "GSRI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:923.19-923.23" } } } }, "I3C_IOBUF": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1026.1-1030.10" }, "ports": { "O": { "direction": "output", "bits": [ 2 ] }, "IO": { "direction": "inout", "bits": [ 3 ] }, "I": { "direction": "input", "bits": [ 4 ] }, "MODESEL": { "direction": "input", "bits": [ 5 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1029.8-1029.9" } }, "IO": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1028.7-1028.9" } }, "MODESEL": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1029.11-1029.18" } }, "O": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1027.8-1027.9" } } } }, "IBUF": { "attributes": { "blackbox": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:553.1-560.10" }, "ports": { "O": { "direction": "output", "bits": [ 2 ] }, "I": { "direction": "input", "bits": [ 3 ] } }, "cells": { "$specify$118": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000000000000", "T_FALL_MIN": "00000000000000000000000000000000", "T_FALL_TYP": "00000000000000000000000000000000", "T_RISE_MAX": "00000000000000000000000000000000", "T_RISE_MIN": "00000000000000000000000000000000", "T_RISE_TYP": "00000000000000000000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:556.3-556.16" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 3 ] } } }, "netnames": { "I": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:553.29-553.30" } }, "O": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:553.20-553.21" } } } }, "IDDR": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:856.1-863.10" }, "parameter_default_values": { "Q0_INIT": "0", "Q1_INIT": "0" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "CLK": { "direction": "input", "bits": [ 3 ] }, "Q0": { "direction": "output", "bits": [ 4 ] }, "Q1": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:858.8-858.11" } }, "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:857.8-857.9" } }, "Q0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:859.9-859.11" } }, "Q1": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:860.9-860.11" } } } }, "IDDRC": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:865.1-873.10" }, "parameter_default_values": { "Q0_INIT": "0", "Q1_INIT": "0" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "CLK": { "direction": "input", "bits": [ 3 ] }, "CLEAR": { "direction": "input", "bits": [ 4 ] }, "Q0": { "direction": "output", "bits": [ 5 ] }, "Q1": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CLEAR": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:868.8-868.13" } }, "CLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:867.8-867.11" } }, "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:866.8-866.9" } }, "Q0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:869.9-869.11" } }, "Q1": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:870.9-870.11" } } } }, "IDES10": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:783.1-804.10" }, "parameter_default_values": { "GSREN": "false", "LSREN": "true" }, "ports": { "Q9": { "direction": "output", "bits": [ 2 ] }, "Q8": { "direction": "output", "bits": [ 3 ] }, "Q7": { "direction": "output", "bits": [ 4 ] }, "Q6": { "direction": "output", "bits": [ 5 ] }, "Q5": { "direction": "output", "bits": [ 6 ] }, "Q4": { "direction": "output", "bits": [ 7 ] }, "Q3": { "direction": "output", "bits": [ 8 ] }, "Q2": { "direction": "output", "bits": [ 9 ] }, "Q1": { "direction": "output", "bits": [ 10 ] }, "Q0": { "direction": "output", "bits": [ 11 ] }, "FCLK": { "direction": "input", "bits": [ 12 ] }, "PCLK": { "direction": "input", "bits": [ 13 ] }, "RESET": { "direction": "input", "bits": [ 14 ] }, "CALIB": { "direction": "input", "bits": [ 15 ] }, "D": { "direction": "input", "bits": [ 16 ] } }, "cells": { }, "netnames": { "CALIB": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:789.8-789.13" } }, "D": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:785.8-785.9" } }, "FCLK": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:786.8-786.12" } }, "PCLK": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:787.8-787.12" } }, "Q0": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:800.9-800.11" } }, "Q1": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:799.9-799.11" } }, "Q2": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:798.9-798.11" } }, "Q3": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:797.9-797.11" } }, "Q4": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:796.9-796.11" } }, "Q5": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:795.9-795.11" } }, "Q6": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:794.9-794.11" } }, "Q7": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:793.9-793.11" } }, "Q8": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:792.9-792.11" } }, "Q9": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:791.9-791.11" } }, "RESET": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:788.8-788.13" } } } }, "IDES16": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:826.1-854.10" }, "parameter_default_values": { "GSREN": "false", "LSREN": "true" }, "ports": { "Q15": { "direction": "output", "bits": [ 2 ] }, "Q14": { "direction": "output", "bits": [ 3 ] }, "Q13": { "direction": "output", "bits": [ 4 ] }, "Q12": { "direction": "output", "bits": [ 5 ] }, "Q11": { "direction": "output", "bits": [ 6 ] }, "Q10": { "direction": "output", "bits": [ 7 ] }, "Q9": { "direction": "output", "bits": [ 8 ] }, "Q8": { "direction": "output", "bits": [ 9 ] }, "Q7": { "direction": "output", "bits": [ 10 ] }, "Q6": { "direction": "output", "bits": [ 11 ] }, "Q5": { "direction": "output", "bits": [ 12 ] }, "Q4": { "direction": "output", "bits": [ 13 ] }, "Q3": { "direction": "output", "bits": [ 14 ] }, "Q2": { "direction": "output", "bits": [ 15 ] }, "Q1": { "direction": "output", "bits": [ 16 ] }, "Q0": { "direction": "output", "bits": [ 17 ] }, "FCLK": { "direction": "input", "bits": [ 18 ] }, "PCLK": { "direction": "input", "bits": [ 19 ] }, "RESET": { "direction": "input", "bits": [ 20 ] }, "CALIB": { "direction": "input", "bits": [ 21 ] }, "D": { "direction": "input", "bits": [ 22 ] } }, "cells": { }, "netnames": { "CALIB": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:833.8-833.13" } }, "D": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:829.8-829.9" } }, "FCLK": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:830.8-830.12" } }, "PCLK": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:831.8-831.12" } }, "Q0": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:850.9-850.11" } }, "Q1": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:849.9-849.11" } }, "Q10": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:840.9-840.12" } }, "Q11": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:839.9-839.12" } }, "Q12": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:838.9-838.12" } }, "Q13": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:837.9-837.12" } }, "Q14": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:836.9-836.12" } }, "Q15": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:835.9-835.12" } }, "Q2": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:848.9-848.11" } }, "Q3": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:847.9-847.11" } }, "Q4": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:846.9-846.11" } }, "Q5": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:845.9-845.11" } }, "Q6": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:844.9-844.11" } }, "Q7": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:843.9-843.11" } }, "Q8": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:842.9-842.11" } }, "Q9": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:841.9-841.11" } }, "RESET": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:832.8-832.13" } } } }, "IDES4": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:730.1-745.10" }, "parameter_default_values": { "GSREN": "false", "LSREN": "true" }, "ports": { "Q3": { "direction": "output", "bits": [ 2 ] }, "Q2": { "direction": "output", "bits": [ 3 ] }, "Q1": { "direction": "output", "bits": [ 4 ] }, "Q0": { "direction": "output", "bits": [ 5 ] }, "FCLK": { "direction": "input", "bits": [ 6 ] }, "PCLK": { "direction": "input", "bits": [ 7 ] }, "RESET": { "direction": "input", "bits": [ 8 ] }, "CALIB": { "direction": "input", "bits": [ 9 ] }, "D": { "direction": "input", "bits": [ 10 ] } }, "cells": { }, "netnames": { "CALIB": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:736.8-736.13" } }, "D": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:732.8-732.9" } }, "FCLK": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:733.8-733.12" } }, "PCLK": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:734.8-734.12" } }, "Q0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:741.9-741.11" } }, "Q1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:740.9-740.11" } }, "Q2": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:739.9-739.11" } }, "Q3": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:738.9-738.11" } }, "RESET": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:735.8-735.13" } } } }, "IDES4_MEM": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:747.1-760.10" }, "parameter_default_values": { "GSREN": " ", "ID": " ", "LSREN": " " }, "ports": { "Q0": { "direction": "output", "bits": [ 2 ] }, "Q1": { "direction": "output", "bits": [ 3 ] }, "Q2": { "direction": "output", "bits": [ 4 ] }, "Q3": { "direction": "output", "bits": [ 5 ] }, "D": { "direction": "input", "bits": [ 6 ] }, "WADDR": { "direction": "input", "bits": [ 7, 8, 9 ] }, "RADDR": { "direction": "input", "bits": [ 10, 11, 12 ] }, "CALIB": { "direction": "input", "bits": [ 13 ] }, "PCLK": { "direction": "input", "bits": [ 14 ] }, "FCLK": { "direction": "input", "bits": [ 15 ] }, "ICLK": { "direction": "input", "bits": [ 16 ] }, "RESET": { "direction": "input", "bits": [ 17 ] } }, "cells": { }, "netnames": { "CALIB": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:755.7-755.12" } }, "D": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:752.7-752.8" } }, "FCLK": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:752.16-752.20" } }, "ICLK": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:752.10-752.14" } }, "PCLK": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:752.22-752.26" } }, "Q0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:757.8-757.10" } }, "Q1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:757.11-757.13" } }, "Q2": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:757.14-757.16" } }, "Q3": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:757.17-757.19" } }, "RADDR": { "hide_name": 0, "bits": [ 10, 11, 12 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:754.13-754.18" } }, "RESET": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:755.14-755.19" } }, "WADDR": { "hide_name": 0, "bits": [ 7, 8, 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:753.13-753.18" } } } }, "IDES8": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:762.1-781.10" }, "parameter_default_values": { "GSREN": "false", "LSREN": "true" }, "ports": { "Q7": { "direction": "output", "bits": [ 2 ] }, "Q6": { "direction": "output", "bits": [ 3 ] }, "Q5": { "direction": "output", "bits": [ 4 ] }, "Q4": { "direction": "output", "bits": [ 5 ] }, "Q3": { "direction": "output", "bits": [ 6 ] }, "Q2": { "direction": "output", "bits": [ 7 ] }, "Q1": { "direction": "output", "bits": [ 8 ] }, "Q0": { "direction": "output", "bits": [ 9 ] }, "FCLK": { "direction": "input", "bits": [ 10 ] }, "PCLK": { "direction": "input", "bits": [ 11 ] }, "RESET": { "direction": "input", "bits": [ 12 ] }, "CALIB": { "direction": "input", "bits": [ 13 ] }, "D": { "direction": "input", "bits": [ 14 ] } }, "cells": { }, "netnames": { "CALIB": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:768.8-768.13" } }, "D": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:764.8-764.9" } }, "FCLK": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:765.8-765.12" } }, "PCLK": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:766.8-766.12" } }, "Q0": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:777.9-777.11" } }, "Q1": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:776.9-776.11" } }, "Q2": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:775.9-775.11" } }, "Q3": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:774.9-774.11" } }, "Q4": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:773.9-773.11" } }, "Q5": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:772.9-772.11" } }, "Q6": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:771.9-771.11" } }, "Q7": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:770.9-770.11" } }, "RESET": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:767.8-767.13" } } } }, "IEM": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:49.1-55.10" }, "parameter_default_values": { "GSREN": "false", "LSREN": "true", "WINSIZE": "SMALL" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "CLK": { "direction": "input", "bits": [ 3 ] }, "RESET": { "direction": "input", "bits": [ 4 ] }, "MCLK": { "direction": "input", "bits": [ 5 ] }, "LAG": { "direction": "output", "bits": [ 6 ] }, "LEAD": { "direction": "output", "bits": [ 7 ] } }, "cells": { }, "netnames": { "CLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:53.10-53.13" } }, "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:53.7-53.8" } }, "LAG": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:54.8-54.11" } }, "LEAD": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:54.13-54.17" } }, "MCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:53.22-53.26" } }, "RESET": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:53.15-53.20" } } } }, "INV": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:32.1-35.10" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "O": { "direction": "output", "bits": [ 3 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:33.8-33.9" } }, "O": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:34.8-34.9" } } } }, "IOBUF": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:577.1-583.10" }, "ports": { "O": { "direction": "output", "bits": [ 2 ] }, "IO": { "direction": "inout", "bits": [ 3 ] }, "I": { "direction": "input", "bits": [ 4 ] }, "OEN": { "direction": "input", "bits": [ 5 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:578.9-578.10" } }, "IO": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:580.9-580.11" } }, "O": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:579.10-579.11" } }, "OEN": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:578.11-578.14" } } } }, "IODELAY": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:38.1-46.10" }, "parameter_default_values": { "C_STATIC_DLY": "00000000000000000000000000000000" }, "ports": { "DI": { "direction": "input", "bits": [ 2 ] }, "SDTAP": { "direction": "input", "bits": [ 3 ] }, "SETN": { "direction": "input", "bits": [ 4 ] }, "VALUE": { "direction": "input", "bits": [ 5 ] }, "DF": { "direction": "output", "bits": [ 6 ] }, "DO": { "direction": "output", "bits": [ 7 ] } }, "cells": { }, "netnames": { "DF": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:44.8-44.10" } }, "DI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:40.7-40.9" } }, "DO": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:45.8-45.10" } }, "SDTAP": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:41.8-41.13" } }, "SETN": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:42.8-42.12" } }, "VALUE": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:43.8-43.13" } } } }, "IVIDEO": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:806.1-824.10" }, "parameter_default_values": { "GSREN": "false", "LSREN": "true" }, "ports": { "Q6": { "direction": "output", "bits": [ 2 ] }, "Q5": { "direction": "output", "bits": [ 3 ] }, "Q4": { "direction": "output", "bits": [ 4 ] }, "Q3": { "direction": "output", "bits": [ 5 ] }, "Q2": { "direction": "output", "bits": [ 6 ] }, "Q1": { "direction": "output", "bits": [ 7 ] }, "Q0": { "direction": "output", "bits": [ 8 ] }, "FCLK": { "direction": "input", "bits": [ 9 ] }, "PCLK": { "direction": "input", "bits": [ 10 ] }, "RESET": { "direction": "input", "bits": [ 11 ] }, "CALIB": { "direction": "input", "bits": [ 12 ] }, "D": { "direction": "input", "bits": [ 13 ] } }, "cells": { }, "netnames": { "CALIB": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:812.8-812.13" } }, "D": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:808.8-808.9" } }, "FCLK": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:809.8-809.12" } }, "PCLK": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:810.8-810.12" } }, "Q0": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:820.9-820.11" } }, "Q1": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:819.9-819.11" } }, "Q2": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:818.9-818.11" } }, "Q3": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:817.9-817.11" } }, "Q4": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:816.9-816.11" } }, "Q5": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:815.9-815.11" } }, "Q6": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:814.9-814.11" } }, "RESET": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:811.8-811.13" } } } }, "LUT1": { "attributes": { "abc9_lut": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2.1-8.10" }, "parameter_default_values": { "INIT": "00" }, "ports": { "F": { "direction": "output", "bits": [ 2 ] }, "I0": { "direction": "input", "bits": [ 3 ] } }, "cells": { "$specify$1": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001110000110", "T_FALL_MIN": "00000000000000000000001110000110", "T_FALL_TYP": "00000000000000000000001110000110", "T_RISE_MAX": "00000000000000000000001000101011", "T_RISE_MIN": "00000000000000000000001000101011", "T_RISE_TYP": "00000000000000000000001000101011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:5.3-5.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 3 ] } } }, "netnames": { "F": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2.20-2.21" } }, "I0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2.29-2.31" } } } }, "LUT2": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_lut": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:11.1-19.10" }, "parameter_default_values": { "INIT": "0000" }, "ports": { "F": { "direction": "output", "bits": [ 2 ] }, "I0": { "direction": "input", "bits": [ 3 ] }, "I1": { "direction": "input", "bits": [ 4 ] } }, "cells": { "$specify$2": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000010010100000", "T_FALL_MIN": "00000000000000000000010010100000", "T_FALL_TYP": "00000000000000000000010010100000", "T_RISE_MAX": "00000000000000000000001101100011", "T_RISE_MIN": "00000000000000000000001101100011", "T_RISE_TYP": "00000000000000000000001101100011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:14.3-14.27" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$3": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001110000110", "T_FALL_MIN": "00000000000000000000001110000110", "T_FALL_TYP": "00000000000000000000001110000110", "T_RISE_MAX": "00000000000000000000001000101011", "T_RISE_MIN": "00000000000000000000001000101011", "T_RISE_TYP": "00000000000000000000001000101011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:15.3-15.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 4 ] } } }, "netnames": { "F": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:11.20-11.21" } }, "I0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:11.29-11.31" } }, "I1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:11.33-11.35" } } } }, "LUT3": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_lut": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.1-32.10" }, "parameter_default_values": { "INIT": "00000000" }, "ports": { "F": { "direction": "output", "bits": [ 2 ] }, "I0": { "direction": "input", "bits": [ 3 ] }, "I1": { "direction": "input", "bits": [ 4 ] }, "I2": { "direction": "input", "bits": [ 5 ] } }, "cells": { "$specify$4": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000010111001110", "T_FALL_MIN": "00000000000000000000010111001110", "T_FALL_TYP": "00000000000000000000010111001110", "T_RISE_MAX": "00000000000000000000010000011110", "T_RISE_MIN": "00000000000000000000010000011110", "T_RISE_TYP": "00000000000000000000010000011110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:25.3-25.28" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$5": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000010010100000", "T_FALL_MIN": "00000000000000000000010010100000", "T_FALL_TYP": "00000000000000000000010010100000", "T_RISE_MAX": "00000000000000000000001101100011", "T_RISE_MIN": "00000000000000000000001101100011", "T_RISE_TYP": "00000000000000000000001101100011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:26.3-26.27" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$6": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001110000110", "T_FALL_MIN": "00000000000000000000001110000110", "T_FALL_TYP": "00000000000000000000001110000110", "T_RISE_MAX": "00000000000000000000001000101011", "T_RISE_MIN": "00000000000000000000001000101011", "T_RISE_TYP": "00000000000000000000001000101011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:27.3-27.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 5 ] } } }, "netnames": { "F": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.20-22.21" } }, "I0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.29-22.31" } }, "I1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.33-22.35" } }, "I2": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.37-22.39" } } } }, "LUT4": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_lut": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.1-47.10" }, "parameter_default_values": { "INIT": "0000000000000000" }, "ports": { "F": { "direction": "output", "bits": [ 2 ] }, "I0": { "direction": "input", "bits": [ 3 ] }, "I1": { "direction": "input", "bits": [ 4 ] }, "I2": { "direction": "input", "bits": [ 5 ] }, "I3": { "direction": "input", "bits": [ 6 ] } }, "cells": { "$specify$10": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001110000110", "T_FALL_MIN": "00000000000000000000001110000110", "T_FALL_TYP": "00000000000000000000001110000110", "T_RISE_MAX": "00000000000000000000001000101011", "T_RISE_MIN": "00000000000000000000001000101011", "T_RISE_TYP": "00000000000000000000001000101011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:41.3-41.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 6 ] } }, "$specify$7": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000010111001110", "T_FALL_MIN": "00000000000000000000010111001110", "T_FALL_TYP": "00000000000000000000010111001110", "T_RISE_MAX": "00000000000000000000010000011110", "T_RISE_MIN": "00000000000000000000010000011110", "T_RISE_TYP": "00000000000000000000010000011110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:38.3-38.28" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$8": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000011000101111", "T_FALL_MIN": "00000000000000000000011000101111", "T_FALL_TYP": "00000000000000000000011000101111", "T_RISE_MAX": "00000000000000000000010000011101", "T_RISE_MIN": "00000000000000000000010000011101", "T_RISE_TYP": "00000000000000000000010000011101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:39.3-39.28" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$9": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000010010100000", "T_FALL_MIN": "00000000000000000000010010100000", "T_FALL_TYP": "00000000000000000000010010100000", "T_RISE_MAX": "00000000000000000000001101100011", "T_RISE_MIN": "00000000000000000000001101100011", "T_RISE_TYP": "00000000000000000000001101100011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:40.3-40.27" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 5 ] } } }, "netnames": { "F": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.20-35.21" } }, "I0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.29-35.31" } }, "I1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.33-35.35" } }, "I2": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.37-35.39" } }, "I3": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.41-35.43" } } } }, "LUT5": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:4.1-8.10" }, "parameter_default_values": { "INIT": "00000000000000000000000000000000" }, "ports": { "I0": { "direction": "input", "bits": [ 2 ] }, "I1": { "direction": "input", "bits": [ 3 ] }, "I2": { "direction": "input", "bits": [ 4 ] }, "I3": { "direction": "input", "bits": [ 5 ] }, "I4": { "direction": "input", "bits": [ 6 ] }, "F": { "direction": "output", "bits": [ 7 ] } }, "cells": { }, "netnames": { "F": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:7.8-7.9" } }, "I0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:6.7-6.9" } }, "I1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:6.11-6.13" } }, "I2": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:6.15-6.17" } }, "I3": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:6.19-6.21" } }, "I4": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:6.23-6.25" } } } }, "LUT6": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:11.1-15.10" }, "parameter_default_values": { "INIT": "0000000000000000000000000000000000000000000000000000000000000000" }, "ports": { "I0": { "direction": "input", "bits": [ 2 ] }, "I1": { "direction": "input", "bits": [ 3 ] }, "I2": { "direction": "input", "bits": [ 4 ] }, "I3": { "direction": "input", "bits": [ 5 ] }, "I4": { "direction": "input", "bits": [ 6 ] }, "I5": { "direction": "input", "bits": [ 7 ] }, "F": { "direction": "output", "bits": [ 8 ] } }, "cells": { }, "netnames": { "F": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:14.8-14.9" } }, "I0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:13.7-13.9" } }, "I1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:13.11-13.13" } }, "I2": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:13.15-13.17" } }, "I3": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:13.19-13.21" } }, "I4": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:13.23-13.25" } }, "I5": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:13.27-13.29" } } } }, "LUT7": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:18.1-22.10" }, "parameter_default_values": { "INIT": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" }, "ports": { "I0": { "direction": "input", "bits": [ 2 ] }, "I1": { "direction": "input", "bits": [ 3 ] }, "I2": { "direction": "input", "bits": [ 4 ] }, "I3": { "direction": "input", "bits": [ 5 ] }, "I4": { "direction": "input", "bits": [ 6 ] }, "I5": { "direction": "input", "bits": [ 7 ] }, "I6": { "direction": "input", "bits": [ 8 ] }, "F": { "direction": "output", "bits": [ 9 ] } }, "cells": { }, "netnames": { "F": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:21.8-21.9" } }, "I0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:20.7-20.9" } }, "I1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:20.11-20.13" } }, "I2": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:20.15-20.17" } }, "I3": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:20.19-20.21" } }, "I4": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:20.23-20.25" } }, "I5": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:20.27-20.29" } }, "I6": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:20.31-20.33" } } } }, "LUT8": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:25.1-29.10" }, "parameter_default_values": { "INIT": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" }, "ports": { "I0": { "direction": "input", "bits": [ 2 ] }, "I1": { "direction": "input", "bits": [ 3 ] }, "I2": { "direction": "input", "bits": [ 4 ] }, "I3": { "direction": "input", "bits": [ 5 ] }, "I4": { "direction": "input", "bits": [ 6 ] }, "I5": { "direction": "input", "bits": [ 7 ] }, "I6": { "direction": "input", "bits": [ 8 ] }, "I7": { "direction": "input", "bits": [ 9 ] }, "F": { "direction": "output", "bits": [ 10 ] } }, "cells": { }, "netnames": { "F": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:28.8-28.9" } }, "I0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:27.7-27.9" } }, "I1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:27.11-27.13" } }, "I2": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:27.15-27.17" } }, "I3": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:27.19-27.21" } }, "I4": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:27.23-27.25" } }, "I5": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:27.27-27.29" } }, "I6": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:27.31-27.33" } }, "I7": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:27.35-27.37" } } } }, "MIPI_IBUF": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:991.1-997.10" }, "ports": { "OH": { "direction": "output", "bits": [ 2 ] }, "OL": { "direction": "output", "bits": [ 3 ] }, "OB": { "direction": "output", "bits": [ 4 ] }, "IO": { "direction": "inout", "bits": [ 5 ] }, "IOB": { "direction": "inout", "bits": [ 6 ] }, "I": { "direction": "input", "bits": [ 7 ] }, "IB": { "direction": "input", "bits": [ 8 ] }, "OEN": { "direction": "input", "bits": [ 9 ] }, "OENB": { "direction": "input", "bits": [ 10 ] }, "HSREN": { "direction": "input", "bits": [ 11 ] } }, "cells": { }, "netnames": { "HSREN": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:996.7-996.12" } }, "I": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:994.8-994.9" } }, "IB": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:994.11-994.13" } }, "IO": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:993.7-993.9" } }, "IOB": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:993.11-993.14" } }, "OB": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:992.16-992.18" } }, "OEN": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:995.7-995.10" } }, "OENB": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:995.12-995.16" } }, "OH": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:992.8-992.10" } }, "OL": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:992.12-992.14" } } } }, "MIPI_IBUF_HS": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:999.1-1002.10" }, "ports": { "OH": { "direction": "output", "bits": [ 2 ] }, "I": { "direction": "input", "bits": [ 3 ] }, "IB": { "direction": "input", "bits": [ 4 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1001.8-1001.9" } }, "IB": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1001.11-1001.13" } }, "OH": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1000.8-1000.10" } } } }, "MIPI_IBUF_LP": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1004.1-1009.10" }, "ports": { "OL": { "direction": "output", "bits": [ 2 ] }, "OB": { "direction": "output", "bits": [ 3 ] }, "I": { "direction": "input", "bits": [ 4 ] }, "IB": { "direction": "input", "bits": [ 5 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1007.8-1007.9" } }, "IB": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1008.7-1008.9" } }, "OB": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1006.8-1006.10" } }, "OL": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1005.8-1005.10" } } } }, "MIPI_OBUF": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1011.1-1014.10" }, "ports": { "O": { "direction": "output", "bits": [ 2 ] }, "OB": { "direction": "output", "bits": [ 3 ] }, "I": { "direction": "input", "bits": [ 4 ] }, "IB": { "direction": "input", "bits": [ 5 ] }, "MODESEL": { "direction": "input", "bits": [ 6 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1013.8-1013.9" } }, "IB": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1013.11-1013.13" } }, "MODESEL": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1013.15-1013.22" } }, "O": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1012.8-1012.9" } }, "OB": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1012.11-1012.13" } } } }, "MIPI_OBUF_A": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1016.1-1019.10" }, "ports": { "O": { "direction": "output", "bits": [ 2 ] }, "OB": { "direction": "output", "bits": [ 3 ] }, "I": { "direction": "input", "bits": [ 4 ] }, "IB": { "direction": "input", "bits": [ 5 ] }, "IL": { "direction": "input", "bits": [ 6 ] }, "MODESEL": { "direction": "input", "bits": [ 7 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1018.8-1018.9" } }, "IB": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1018.11-1018.13" } }, "IL": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1018.15-1018.17" } }, "MODESEL": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1018.19-1018.26" } }, "O": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1017.8-1017.9" } }, "OB": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:1017.11-1017.13" } } } }, "MULT18X18": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:759.1-777.10" }, "parameter_default_values": { "AREG": "0", "ASIGN_REG": "0", "BREG": "0", "BSIGN_REG": "0", "MULT_RESET_MODE": "SYNC", "OUT_REG": "0", "PIPE_REG": "0", "SOA_REG": "0" }, "ports": { "A": { "direction": "input", "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ] }, "SIA": { "direction": "input", "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ] }, "B": { "direction": "input", "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ] }, "SIB": { "direction": "input", "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ] }, "ASIGN": { "direction": "input", "bits": [ 74 ] }, "BSIGN": { "direction": "input", "bits": [ 75 ] }, "ASEL": { "direction": "input", "bits": [ 76 ] }, "BSEL": { "direction": "input", "bits": [ 77 ] }, "CE": { "direction": "input", "bits": [ 78 ] }, "CLK": { "direction": "input", "bits": [ 79 ] }, "RESET": { "direction": "input", "bits": [ 80 ] }, "DOUT": { "direction": "output", "bits": [ 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ] }, "SOA": { "direction": "output", "bits": [ 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ] }, "SOB": { "direction": "output", "bits": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:760.15-760.16" } }, "ASEL": { "hide_name": 0, "bits": [ 76 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:763.8-763.12" } }, "ASIGN": { "hide_name": 0, "bits": [ 74 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:762.8-762.13" } }, "B": { "hide_name": 0, "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:761.15-761.16" } }, "BSEL": { "hide_name": 0, "bits": [ 77 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:763.13-763.17" } }, "BSIGN": { "hide_name": 0, "bits": [ 75 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:762.14-762.19" } }, "CE": { "hide_name": 0, "bits": [ 78 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:764.8-764.10" } }, "CLK": { "hide_name": 0, "bits": [ 79 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:765.8-765.11" } }, "DOUT": { "hide_name": 0, "bits": [ 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:767.15-767.19" } }, "RESET": { "hide_name": 0, "bits": [ 80 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:766.8-766.13" } }, "SIA": { "hide_name": 0, "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:760.17-760.20" } }, "SIB": { "hide_name": 0, "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:761.17-761.20" } }, "SOA": { "hide_name": 0, "bits": [ 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:768.15-768.18" } }, "SOB": { "hide_name": 0, "bits": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:768.19-768.22" } } } }, "MULT36X36": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:779.1-795.10" }, "parameter_default_values": { "AREG": "0", "ASIGN_REG": "0", "BREG": "0", "BSIGN_REG": "0", "MULT_RESET_MODE": "SYNC", "OUT0_REG": "0", "OUT1_REG": "0", "PIPE_REG": "0" }, "ports": { "A": { "direction": "input", "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ] }, "B": { "direction": "input", "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ] }, "ASIGN": { "direction": "input", "bits": [ 74 ] }, "BSIGN": { "direction": "input", "bits": [ 75 ] }, "CE": { "direction": "input", "bits": [ 76 ] }, "CLK": { "direction": "input", "bits": [ 77 ] }, "RESET": { "direction": "input", "bits": [ 78 ] }, "DOUT": { "direction": "output", "bits": [ 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:780.15-780.16" } }, "ASIGN": { "hide_name": 0, "bits": [ 74 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:782.8-782.13" } }, "B": { "hide_name": 0, "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:781.15-781.16" } }, "BSIGN": { "hide_name": 0, "bits": [ 75 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:782.14-782.19" } }, "CE": { "hide_name": 0, "bits": [ 76 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:783.8-783.10" } }, "CLK": { "hide_name": 0, "bits": [ 77 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:784.8-784.11" } }, "DOUT": { "hide_name": 0, "bits": [ 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:786.15-786.19" } }, "RESET": { "hide_name": 0, "bits": [ 78 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:785.8-785.13" } } } }, "MULT9X9": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:739.1-757.10" }, "parameter_default_values": { "AREG": "0", "ASIGN_REG": "0", "BREG": "0", "BSIGN_REG": "0", "MULT_RESET_MODE": "SYNC", "OUT_REG": "0", "PIPE_REG": "0", "SOA_REG": "0" }, "ports": { "A": { "direction": "input", "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ] }, "SIA": { "direction": "input", "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ] }, "B": { "direction": "input", "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28 ] }, "SIB": { "direction": "input", "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37 ] }, "ASIGN": { "direction": "input", "bits": [ 38 ] }, "BSIGN": { "direction": "input", "bits": [ 39 ] }, "ASEL": { "direction": "input", "bits": [ 40 ] }, "BSEL": { "direction": "input", "bits": [ 41 ] }, "CE": { "direction": "input", "bits": [ 42 ] }, "CLK": { "direction": "input", "bits": [ 43 ] }, "RESET": { "direction": "input", "bits": [ 44 ] }, "DOUT": { "direction": "output", "bits": [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62 ] }, "SOA": { "direction": "output", "bits": [ 63, 64, 65, 66, 67, 68, 69, 70, 71 ] }, "SOB": { "direction": "output", "bits": [ 72, 73, 74, 75, 76, 77, 78, 79, 80 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:740.14-740.15" } }, "ASEL": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:743.8-743.12" } }, "ASIGN": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:742.8-742.13" } }, "B": { "hide_name": 0, "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:741.14-741.15" } }, "BSEL": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:743.13-743.17" } }, "BSIGN": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:742.14-742.19" } }, "CE": { "hide_name": 0, "bits": [ 42 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:744.8-744.10" } }, "CLK": { "hide_name": 0, "bits": [ 43 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:745.8-745.11" } }, "DOUT": { "hide_name": 0, "bits": [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:747.15-747.19" } }, "RESET": { "hide_name": 0, "bits": [ 44 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:746.8-746.13" } }, "SIA": { "hide_name": 0, "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:740.16-740.19" } }, "SIB": { "hide_name": 0, "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:741.16-741.19" } }, "SOA": { "hide_name": 0, "bits": [ 63, 64, 65, 66, 67, 68, 69, 70, 71 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:748.14-748.17" } }, "SOB": { "hide_name": 0, "bits": [ 72, 73, 74, 75, 76, 77, 78, 79, 80 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:748.18-748.21" } } } }, "MULTADDALU18X18": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:822.1-858.10" }, "parameter_default_values": { "A0REG": "0", "A1REG": "0", "ACCLOAD_REG0": "0", "ACCLOAD_REG1": "0", "ASIGN0_REG": "0", "ASIGN1_REG": "0", "B0REG": "0", "B1REG": "0", "BSIGN0_REG": "0", "BSIGN1_REG": "0", "B_ADD_SUB": "0", "CREG": "0", "C_ADD_SUB": "0", "MULTADDALU18X18_MODE": "00000000000000000000000000000000", "MULT_RESET_MODE": "SYNC", "OUT_REG": "0", "PIPE0_REG": "0", "PIPE1_REG": "0", "SOA_REG": "0" }, "ports": { "A0": { "direction": "input", "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ] }, "B0": { "direction": "input", "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ] }, "A1": { "direction": "input", "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ] }, "B1": { "direction": "input", "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ] }, "C": { "direction": "input", "bits": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127 ] }, "SIA": { "direction": "input", "bits": [ 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145 ] }, "SIB": { "direction": "input", "bits": [ 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ] }, "ASIGN": { "direction": "input", "bits": [ 164, 165 ] }, "BSIGN": { "direction": "input", "bits": [ 166, 167 ] }, "ASEL": { "direction": "input", "bits": [ 168, 169 ] }, "BSEL": { "direction": "input", "bits": [ 170, 171 ] }, "CASI": { "direction": "input", "bits": [ 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226 ] }, "CE": { "direction": "input", "bits": [ 227 ] }, "CLK": { "direction": "input", "bits": [ 228 ] }, "RESET": { "direction": "input", "bits": [ 229 ] }, "ACCLOAD": { "direction": "input", "bits": [ 230 ] }, "DOUT": { "direction": "output", "bits": [ 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284 ] }, "CASO": { "direction": "output", "bits": [ 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339 ] }, "SOA": { "direction": "output", "bits": [ 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357 ] }, "SOB": { "direction": "output", "bits": [ 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375 ] } }, "cells": { }, "netnames": { "A0": { "hide_name": 0, "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:823.14-823.16" } }, "A1": { "hide_name": 0, "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:825.14-825.16" } }, "ACCLOAD": { "hide_name": 0, "bits": [ 230 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:835.7-835.14" } }, "ASEL": { "hide_name": 0, "bits": [ 168, 169 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:830.13-830.17" } }, "ASIGN": { "hide_name": 0, "bits": [ 164, 165 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:829.13-829.18" } }, "B0": { "hide_name": 0, "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:824.14-824.16" } }, "B1": { "hide_name": 0, "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:826.14-826.16" } }, "BSEL": { "hide_name": 0, "bits": [ 170, 171 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:830.19-830.23" } }, "BSIGN": { "hide_name": 0, "bits": [ 166, 167 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:829.20-829.25" } }, "C": { "hide_name": 0, "bits": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:827.14-827.15" } }, "CASI": { "hide_name": 0, "bits": [ 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:831.14-831.18" } }, "CASO": { "hide_name": 0, "bits": [ 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:837.15-837.19" } }, "CE": { "hide_name": 0, "bits": [ 227 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:832.7-832.9" } }, "CLK": { "hide_name": 0, "bits": [ 228 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:833.7-833.10" } }, "DOUT": { "hide_name": 0, "bits": [ 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:836.15-836.19" } }, "RESET": { "hide_name": 0, "bits": [ 229 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:834.7-834.12" } }, "SIA": { "hide_name": 0, "bits": [ 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:828.14-828.17" } }, "SIB": { "hide_name": 0, "bits": [ 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:828.19-828.22" } }, "SOA": { "hide_name": 0, "bits": [ 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:838.15-838.18" } }, "SOB": { "hide_name": 0, "bits": [ 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:838.20-838.23" } } } }, "MULTALU18X18": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:860.1-884.10" }, "parameter_default_values": { "ACCLOAD_REG0": "0", "ACCLOAD_REG1": "0", "AREG": "0", "ASIGN_REG": "0", "BREG": "0", "BSIGN_REG": "0", "B_ADD_SUB": "0", "CREG": "0", "C_ADD_SUB": "0", "DREG": "0", "DSIGN_REG": "0", "MULTALU18X18_MODE": "00000000000000000000000000000000", "MULT_RESET_MODE": "SYNC", "OUT_REG": "0", "PIPE_REG": "0" }, "ports": { "A": { "direction": "input", "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ] }, "B": { "direction": "input", "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ] }, "CLK": { "direction": "input", "bits": [ 38 ] }, "CE": { "direction": "input", "bits": [ 39 ] }, "RESET": { "direction": "input", "bits": [ 40 ] }, "ASIGN": { "direction": "input", "bits": [ 41 ] }, "BSIGN": { "direction": "input", "bits": [ 42 ] }, "ACCLOAD": { "direction": "input", "bits": [ 43 ] }, "DSIGN": { "direction": "input", "bits": [ 44 ] }, "C": { "direction": "input", "bits": [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ] }, "D": { "direction": "input", "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ] }, "CASI": { "direction": "input", "bits": [ 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207 ] }, "DOUT": { "direction": "output", "bits": [ 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261 ] }, "CASO": { "direction": "output", "bits": [ 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:861.14-861.15" } }, "ACCLOAD": { "hide_name": 0, "bits": [ 43 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:864.7-864.14" } }, "ASIGN": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:863.7-863.12" } }, "B": { "hide_name": 0, "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:861.17-861.18" } }, "BSIGN": { "hide_name": 0, "bits": [ 42 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:863.14-863.19" } }, "C": { "hide_name": 0, "bits": [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:865.14-865.15" } }, "CASI": { "hide_name": 0, "bits": [ 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:866.14-866.18" } }, "CASO": { "hide_name": 0, "bits": [ 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:868.15-868.19" } }, "CE": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:862.11-862.13" } }, "CLK": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:862.7-862.10" } }, "D": { "hide_name": 0, "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:865.16-865.17" } }, "DOUT": { "hide_name": 0, "bits": [ 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:867.15-867.19" } }, "DSIGN": { "hide_name": 0, "bits": [ 44 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:864.15-864.20" } }, "RESET": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:862.14-862.19" } } } }, "MULTALU36X18": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:797.1-820.10" }, "parameter_default_values": { "ACCLOAD_REG0": "0", "ACCLOAD_REG1": "0", "AREG": "0", "ASIGN_REG": "0", "BREG": "0", "BSIGN_REG": "0", "CREG": "0", "C_ADD_SUB": "0", "MULTALU36X18_MODE": "00000000000000000000000000000000", "MULT_RESET_MODE": "SYNC", "OUT_REG": "0", "PIPE_REG": "0" }, "ports": { "A": { "direction": "input", "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ] }, "B": { "direction": "input", "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ] }, "C": { "direction": "input", "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ] }, "ASIGN": { "direction": "input", "bits": [ 110 ] }, "BSIGN": { "direction": "input", "bits": [ 111 ] }, "ACCLOAD": { "direction": "input", "bits": [ 112 ] }, "CE": { "direction": "input", "bits": [ 113 ] }, "CLK": { "direction": "input", "bits": [ 114 ] }, "RESET": { "direction": "input", "bits": [ 115 ] }, "CASI": { "direction": "input", "bits": [ 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170 ] }, "DOUT": { "direction": "output", "bits": [ 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224 ] }, "CASO": { "direction": "output", "bits": [ 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:798.15-798.16" } }, "ACCLOAD": { "hide_name": 0, "bits": [ 112 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:801.20-801.27" } }, "ASIGN": { "hide_name": 0, "bits": [ 110 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:801.8-801.13" } }, "B": { "hide_name": 0, "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:799.15-799.16" } }, "BSIGN": { "hide_name": 0, "bits": [ 111 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:801.14-801.19" } }, "C": { "hide_name": 0, "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:800.15-800.16" } }, "CASI": { "hide_name": 0, "bits": [ 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:805.15-805.19" } }, "CASO": { "hide_name": 0, "bits": [ 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:807.15-807.19" } }, "CE": { "hide_name": 0, "bits": [ 113 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:802.8-802.10" } }, "CLK": { "hide_name": 0, "bits": [ 114 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:803.8-803.11" } }, "DOUT": { "hide_name": 0, "bits": [ 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:806.15-806.19" } }, "RESET": { "hide_name": 0, "bits": [ 115 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:804.8-804.13" } } } }, "MUX2": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:99.1-111.10" }, "ports": { "O": { "direction": "output", "bits": [ 2 ] }, "I0": { "direction": "input", "bits": [ 3 ] }, "I1": { "direction": "input", "bits": [ 4 ] }, "S0": { "direction": "input", "bits": [ 5 ] } }, "cells": { "$specify$37": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000010100000", "T_FALL_MIN": "00000000000000000000000010100000", "T_FALL_TYP": "00000000000000000000000010100000", "T_RISE_MAX": "00000000000000000000000010001101", "T_RISE_MIN": "00000000000000000000000010001101", "T_RISE_TYP": "00000000000000000000000010001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:105.3-105.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$38": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000010100000", "T_FALL_MIN": "00000000000000000000000010100000", "T_FALL_TYP": "00000000000000000000000010100000", "T_RISE_MAX": "00000000000000000000000010001101", "T_RISE_MIN": "00000000000000000000000010001101", "T_RISE_TYP": "00000000000000000000000010001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:106.3-106.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$39": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001010101000", "T_FALL_MIN": "00000000000000000000001010101000", "T_FALL_TYP": "00000000000000000000001010101000", "T_RISE_MAX": "00000000000000000000000111100110", "T_RISE_MIN": "00000000000000000000000111100110", "T_RISE_TYP": "00000000000000000000000111100110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:107.3-107.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 5 ] } } }, "netnames": { "I0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:100.9-100.11" } }, "I1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:100.12-100.14" } }, "O": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:102.10-102.11" } }, "S0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:101.9-101.11" } } } }, "MUX2_LUT5": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:113.1-125.10" }, "ports": { "O": { "direction": "output", "bits": [ 2 ] }, "I0": { "direction": "input", "bits": [ 3 ] }, "I1": { "direction": "input", "bits": [ 4 ] }, "S0": { "direction": "input", "bits": [ 5 ] } }, "cells": { "$specify$40": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000010100000", "T_FALL_MIN": "00000000000000000000000010100000", "T_FALL_TYP": "00000000000000000000000010100000", "T_RISE_MAX": "00000000000000000000000010001101", "T_RISE_MIN": "00000000000000000000000010001101", "T_RISE_TYP": "00000000000000000000000010001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:119.3-119.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$41": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000010100000", "T_FALL_MIN": "00000000000000000000000010100000", "T_FALL_TYP": "00000000000000000000000010100000", "T_RISE_MAX": "00000000000000000000000010001101", "T_RISE_MIN": "00000000000000000000000010001101", "T_RISE_TYP": "00000000000000000000000010001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:120.3-120.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$42": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001010101000", "T_FALL_MIN": "00000000000000000000001010101000", "T_FALL_TYP": "00000000000000000000001010101000", "T_RISE_MAX": "00000000000000000000000111100110", "T_RISE_MIN": "00000000000000000000000111100110", "T_RISE_TYP": "00000000000000000000000111100110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:121.3-121.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 5 ] } } }, "netnames": { "I0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:114.9-114.11" } }, "I1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:114.12-114.14" } }, "O": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:116.10-116.11" } }, "S0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:115.9-115.11" } } } }, "MUX2_LUT6": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:127.1-139.10" }, "ports": { "O": { "direction": "output", "bits": [ 2 ] }, "I0": { "direction": "input", "bits": [ 3 ] }, "I1": { "direction": "input", "bits": [ 4 ] }, "S0": { "direction": "input", "bits": [ 5 ] } }, "cells": { "$specify$43": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000011111111", "T_FALL_MIN": "00000000000000000000000011111111", "T_FALL_TYP": "00000000000000000000000011111111", "T_RISE_MAX": "00000000000000000000000010001000", "T_RISE_MIN": "00000000000000000000000010001000", "T_RISE_TYP": "00000000000000000000000010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:133.3-133.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$44": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000011111111", "T_FALL_MIN": "00000000000000000000000011111111", "T_FALL_TYP": "00000000000000000000000011111111", "T_RISE_MAX": "00000000000000000000000010001000", "T_RISE_MIN": "00000000000000000000000010001000", "T_RISE_TYP": "00000000000000000000000010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:134.3-134.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$45": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001011010011", "T_FALL_MIN": "00000000000000000000001011010011", "T_FALL_TYP": "00000000000000000000001011010011", "T_RISE_MAX": "00000000000000000000000111011110", "T_RISE_MIN": "00000000000000000000000111011110", "T_RISE_TYP": "00000000000000000000000111011110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:135.3-135.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 5 ] } } }, "netnames": { "I0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:128.9-128.11" } }, "I1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:128.12-128.14" } }, "O": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:130.10-130.11" } }, "S0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:129.9-129.11" } } } }, "MUX2_LUT7": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:141.1-153.10" }, "ports": { "O": { "direction": "output", "bits": [ 2 ] }, "I0": { "direction": "input", "bits": [ 3 ] }, "I1": { "direction": "input", "bits": [ 4 ] }, "S0": { "direction": "input", "bits": [ 5 ] } }, "cells": { "$specify$46": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000011111111", "T_FALL_MIN": "00000000000000000000000011111111", "T_FALL_TYP": "00000000000000000000000011111111", "T_RISE_MAX": "00000000000000000000000010001000", "T_RISE_MIN": "00000000000000000000000010001000", "T_RISE_TYP": "00000000000000000000000010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:147.3-147.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$47": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000011111111", "T_FALL_MIN": "00000000000000000000000011111111", "T_FALL_TYP": "00000000000000000000000011111111", "T_RISE_MAX": "00000000000000000000000010001000", "T_RISE_MIN": "00000000000000000000000010001000", "T_RISE_TYP": "00000000000000000000000010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:148.3-148.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$48": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001011010011", "T_FALL_MIN": "00000000000000000000001011010011", "T_FALL_TYP": "00000000000000000000001011010011", "T_RISE_MAX": "00000000000000000000000111011110", "T_RISE_MIN": "00000000000000000000000111011110", "T_RISE_TYP": "00000000000000000000000111011110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:149.3-149.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 5 ] } } }, "netnames": { "I0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:142.9-142.11" } }, "I1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:142.12-142.14" } }, "O": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:144.10-144.11" } }, "S0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:143.9-143.11" } } } }, "MUX2_LUT8": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:155.1-167.10" }, "ports": { "O": { "direction": "output", "bits": [ 2 ] }, "I0": { "direction": "input", "bits": [ 3 ] }, "I1": { "direction": "input", "bits": [ 4 ] }, "S0": { "direction": "input", "bits": [ 5 ] } }, "cells": { "$specify$49": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000011111111", "T_FALL_MIN": "00000000000000000000000011111111", "T_FALL_TYP": "00000000000000000000000011111111", "T_RISE_MAX": "00000000000000000000000010001000", "T_RISE_MIN": "00000000000000000000000010001000", "T_RISE_TYP": "00000000000000000000000010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:161.3-161.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$50": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000011111111", "T_FALL_MIN": "00000000000000000000000011111111", "T_FALL_TYP": "00000000000000000000000011111111", "T_RISE_MAX": "00000000000000000000000010001000", "T_RISE_MIN": "00000000000000000000000010001000", "T_RISE_TYP": "00000000000000000000000010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:162.3-162.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$51": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001011010011", "T_FALL_MIN": "00000000000000000000001011010011", "T_FALL_TYP": "00000000000000000000001011010011", "T_RISE_MAX": "00000000000000000000000111011110", "T_RISE_MIN": "00000000000000000000000111011110", "T_RISE_TYP": "00000000000000000000000111011110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:163.3-163.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 5 ] } } }, "netnames": { "I0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:156.9-156.11" } }, "I1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:156.12-156.14" } }, "O": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:158.10-158.11" } }, "S0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:157.9-157.11" } } } }, "OBUF": { "attributes": { "blackbox": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:562.1-569.10" }, "ports": { "O": { "direction": "output", "bits": [ 2 ] }, "I": { "direction": "input", "bits": [ 3 ] } }, "cells": { "$specify$119": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000000000000", "T_FALL_MIN": "00000000000000000000000000000000", "T_FALL_TYP": "00000000000000000000000000000000", "T_RISE_MAX": "00000000000000000000000000000000", "T_RISE_MIN": "00000000000000000000000000000000", "T_RISE_TYP": "00000000000000000000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:565.3-565.16" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 3 ] } } }, "netnames": { "I": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:562.29-562.30" } }, "O": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:562.20-562.21" } } } }, "ODDR": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:898.1-907.10" }, "parameter_default_values": { "INIT": "00000000000000000000000000000000", "TXCLK_POL": "00000000000000000000000000000000" }, "ports": { "D0": { "direction": "input", "bits": [ 2 ] }, "D1": { "direction": "input", "bits": [ 3 ] }, "TX": { "direction": "input", "bits": [ 4 ] }, "CLK": { "direction": "input", "bits": [ 5 ] }, "Q0": { "direction": "output", "bits": [ 6 ] }, "Q1": { "direction": "output", "bits": [ 7 ] } }, "cells": { }, "netnames": { "CLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:902.8-902.11" } }, "D0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:899.8-899.10" } }, "D1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:900.8-900.10" } }, "Q0": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:903.9-903.11" } }, "Q1": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:904.9-904.11" } }, "TX": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:901.8-901.10" } } } }, "ODDRC": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:910.1-920.10" }, "parameter_default_values": { "INIT": "00000000000000000000000000000000", "TXCLK_POL": "00000000000000000000000000000000" }, "ports": { "D0": { "direction": "input", "bits": [ 2 ] }, "D1": { "direction": "input", "bits": [ 3 ] }, "CLEAR": { "direction": "input", "bits": [ 4 ] }, "TX": { "direction": "input", "bits": [ 5 ] }, "CLK": { "direction": "input", "bits": [ 6 ] }, "Q0": { "direction": "output", "bits": [ 7 ] }, "Q1": { "direction": "output", "bits": [ 8 ] } }, "cells": { }, "netnames": { "CLEAR": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:913.8-913.13" } }, "CLK": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:915.8-915.11" } }, "D0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:911.8-911.10" } }, "D1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:912.8-912.10" } }, "Q0": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:916.9-916.11" } }, "Q1": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:917.9-917.11" } }, "TX": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:914.8-914.10" } } } }, "OSC": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1911.1-1916.10" }, "parameter_default_values": { "DEVICE": "GW1N-4", "FREQ_DIV": "00000000000000000000000001100100" }, "ports": { "OSCOUT": { "direction": "output", "bits": [ 2 ] } }, "cells": { }, "netnames": { "OSCOUT": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1912.8-1912.14" } } } }, "OSCF": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1928.1-1935.10" }, "parameter_default_values": { "FREQ_DIV": "00000000000000000000000001100100" }, "ports": { "OSCOUT": { "direction": "output", "bits": [ 2 ] }, "OSCOUT30M": { "direction": "output", "bits": [ 3 ] }, "OSCEN": { "direction": "input", "bits": [ 4 ] } }, "cells": { }, "netnames": { "OSCEN": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1929.7-1929.12" } }, "OSCOUT": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1931.8-1931.14" } }, "OSCOUT30M": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1932.8-1932.17" } } } }, "OSCH": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1938.1-1942.10" }, "parameter_default_values": { "FREQ_DIV": "00000000000000000000000001100000" }, "ports": { "OSCOUT": { "direction": "output", "bits": [ 2 ] } }, "cells": { }, "netnames": { "OSCOUT": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1939.8-1939.14" } } } }, "OSCO": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1952.1-1959.10" }, "parameter_default_values": { "FREQ_DIV": "00000000000000000000000001100100", "REGULATOR_EN": "0" }, "ports": { "OSCOUT": { "direction": "output", "bits": [ 2 ] }, "OSCEN": { "direction": "input", "bits": [ 3 ] } }, "cells": { }, "netnames": { "OSCEN": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1953.7-1953.12" } }, "OSCOUT": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1955.8-1955.14" } } } }, "OSCW": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1945.1-1949.10" }, "parameter_default_values": { "FREQ_DIV": "00000000000000000000000001010000" }, "ports": { "OSCOUT": { "direction": "output", "bits": [ 2 ] } }, "cells": { }, "netnames": { "OSCOUT": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1946.8-1946.14" } } } }, "OSCZ": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1919.1-1925.10" }, "parameter_default_values": { "FREQ_DIV": "00000000000000000000000001100100" }, "ports": { "OSCOUT": { "direction": "output", "bits": [ 2 ] }, "OSCEN": { "direction": "input", "bits": [ 3 ] } }, "cells": { }, "netnames": { "OSCEN": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1920.7-1920.12" } }, "OSCOUT": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1922.8-1922.14" } } } }, "OSER10": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:662.1-681.10" }, "parameter_default_values": { "GSREN": "false", "LSREN": "true" }, "ports": { "D9": { "direction": "input", "bits": [ 2 ] }, "D8": { "direction": "input", "bits": [ 3 ] }, "D7": { "direction": "input", "bits": [ 4 ] }, "D6": { "direction": "input", "bits": [ 5 ] }, "D5": { "direction": "input", "bits": [ 6 ] }, "D4": { "direction": "input", "bits": [ 7 ] }, "D3": { "direction": "input", "bits": [ 8 ] }, "D2": { "direction": "input", "bits": [ 9 ] }, "D1": { "direction": "input", "bits": [ 10 ] }, "D0": { "direction": "input", "bits": [ 11 ] }, "FCLK": { "direction": "input", "bits": [ 12 ] }, "PCLK": { "direction": "input", "bits": [ 13 ] }, "RESET": { "direction": "input", "bits": [ 14 ] }, "Q": { "direction": "output", "bits": [ 15 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:674.8-674.10" } }, "D1": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:673.8-673.10" } }, "D2": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:672.8-672.10" } }, "D3": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:671.8-671.10" } }, "D4": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:670.8-670.10" } }, "D5": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:669.8-669.10" } }, "D6": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:668.8-668.10" } }, "D7": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:667.8-667.10" } }, "D8": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:666.8-666.10" } }, "D9": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:665.8-665.10" } }, "FCLK": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:675.8-675.12" } }, "PCLK": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:676.8-676.12" } }, "Q": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:663.9-663.10" } }, "RESET": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:677.8-677.13" } } } }, "OSER16": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:701.1-728.10" }, "parameter_default_values": { "GSREN": "false", "LSREN": "true" }, "ports": { "D15": { "direction": "input", "bits": [ 2 ] }, "D14": { "direction": "input", "bits": [ 3 ] }, "D13": { "direction": "input", "bits": [ 4 ] }, "D12": { "direction": "input", "bits": [ 5 ] }, "D11": { "direction": "input", "bits": [ 6 ] }, "D10": { "direction": "input", "bits": [ 7 ] }, "D9": { "direction": "input", "bits": [ 8 ] }, "D8": { "direction": "input", "bits": [ 9 ] }, "D7": { "direction": "input", "bits": [ 10 ] }, "D6": { "direction": "input", "bits": [ 11 ] }, "D5": { "direction": "input", "bits": [ 12 ] }, "D4": { "direction": "input", "bits": [ 13 ] }, "D3": { "direction": "input", "bits": [ 14 ] }, "D2": { "direction": "input", "bits": [ 15 ] }, "D1": { "direction": "input", "bits": [ 16 ] }, "D0": { "direction": "input", "bits": [ 17 ] }, "FCLK": { "direction": "input", "bits": [ 18 ] }, "PCLK": { "direction": "input", "bits": [ 19 ] }, "RESET": { "direction": "input", "bits": [ 20 ] }, "Q": { "direction": "output", "bits": [ 21 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:721.8-721.10" } }, "D1": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:720.8-720.10" } }, "D10": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:711.8-711.11" } }, "D11": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:710.8-710.11" } }, "D12": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:709.8-709.11" } }, "D13": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:708.8-708.11" } }, "D14": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:707.8-707.11" } }, "D15": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:706.8-706.11" } }, "D2": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:719.8-719.10" } }, "D3": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:718.8-718.10" } }, "D4": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:717.8-717.10" } }, "D5": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:716.8-716.10" } }, "D6": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:715.8-715.10" } }, "D7": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:714.8-714.10" } }, "D8": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:713.8-713.10" } }, "D9": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:712.8-712.10" } }, "FCLK": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:722.8-722.12" } }, "PCLK": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:723.8-723.12" } }, "Q": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:704.9-704.10" } }, "RESET": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:724.8-724.13" } } } }, "OSER4": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:601.1-619.10" }, "parameter_default_values": { "GSREN": "false", "HWL": "false", "LSREN": "true", "TXCLK_POL": "00000000000000000000000000000000" }, "ports": { "D3": { "direction": "input", "bits": [ 2 ] }, "D2": { "direction": "input", "bits": [ 3 ] }, "D1": { "direction": "input", "bits": [ 4 ] }, "D0": { "direction": "input", "bits": [ 5 ] }, "TX1": { "direction": "input", "bits": [ 6 ] }, "TX0": { "direction": "input", "bits": [ 7 ] }, "FCLK": { "direction": "input", "bits": [ 8 ] }, "PCLK": { "direction": "input", "bits": [ 9 ] }, "RESET": { "direction": "input", "bits": [ 10 ] }, "Q1": { "direction": "output", "bits": [ 11 ] }, "Q0": { "direction": "output", "bits": [ 12 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:608.8-608.10" } }, "D1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:607.8-607.10" } }, "D2": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:606.8-606.10" } }, "D3": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:605.8-605.10" } }, "FCLK": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:611.8-611.12" } }, "PCLK": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:612.8-612.12" } }, "Q0": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:603.9-603.11" } }, "Q1": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:602.9-602.11" } }, "RESET": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:613.8-613.13" } }, "TX0": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:610.8-610.11" } }, "TX1": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:609.8-609.11" } } } }, "OSER4_MEM": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:621.1-634.10" }, "parameter_default_values": { "GSREN": " ", "HWL": " ", "ID": " ", "LSREN": " ", "TCLK_SOURCE": " ", "TXCLK_POL": " " }, "ports": { "Q0": { "direction": "output", "bits": [ 2 ] }, "Q1": { "direction": "output", "bits": [ 3 ] }, "D0": { "direction": "input", "bits": [ 4 ] }, "D1": { "direction": "input", "bits": [ 5 ] }, "D2": { "direction": "input", "bits": [ 6 ] }, "D3": { "direction": "input", "bits": [ 7 ] }, "TX0": { "direction": "input", "bits": [ 8 ] }, "TX1": { "direction": "input", "bits": [ 9 ] }, "PCLK": { "direction": "input", "bits": [ 10 ] }, "FCLK": { "direction": "input", "bits": [ 11 ] }, "TCLK": { "direction": "input", "bits": [ 12 ] }, "RESET": { "direction": "input", "bits": [ 13 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:628.11-628.13" } }, "D1": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:628.15-628.17" } }, "D2": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:628.19-628.21" } }, "D3": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:628.23-628.25" } }, "FCLK": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:630.17-630.21" } }, "PCLK": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:630.11-630.15" } }, "Q0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:631.13-631.15" } }, "Q1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:631.18-631.20" } }, "RESET": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:630.29-630.34" } }, "TCLK": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:630.23-630.27" } }, "TX0": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:629.11-629.14" } }, "TX1": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:629.16-629.19" } } } }, "OSER8": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:636.1-660.10" }, "parameter_default_values": { "GSREN": "false", "HWL": "false", "LSREN": "true", "TXCLK_POL": "00000000000000000000000000000000" }, "ports": { "D7": { "direction": "input", "bits": [ 2 ] }, "D6": { "direction": "input", "bits": [ 3 ] }, "D5": { "direction": "input", "bits": [ 4 ] }, "D4": { "direction": "input", "bits": [ 5 ] }, "D3": { "direction": "input", "bits": [ 6 ] }, "D2": { "direction": "input", "bits": [ 7 ] }, "D1": { "direction": "input", "bits": [ 8 ] }, "D0": { "direction": "input", "bits": [ 9 ] }, "TX3": { "direction": "input", "bits": [ 10 ] }, "TX2": { "direction": "input", "bits": [ 11 ] }, "TX1": { "direction": "input", "bits": [ 12 ] }, "TX0": { "direction": "input", "bits": [ 13 ] }, "FCLK": { "direction": "input", "bits": [ 14 ] }, "PCLK": { "direction": "input", "bits": [ 15 ] }, "RESET": { "direction": "input", "bits": [ 16 ] }, "Q1": { "direction": "output", "bits": [ 17 ] }, "Q0": { "direction": "output", "bits": [ 18 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:647.8-647.10" } }, "D1": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:646.8-646.10" } }, "D2": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:645.8-645.10" } }, "D3": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:644.8-644.10" } }, "D4": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:643.8-643.10" } }, "D5": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:642.8-642.10" } }, "D6": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:641.8-641.10" } }, "D7": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:640.8-640.10" } }, "FCLK": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:652.8-652.12" } }, "PCLK": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:653.8-653.12" } }, "Q0": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:638.9-638.11" } }, "Q1": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:637.9-637.11" } }, "RESET": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:654.8-654.13" } }, "TX0": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:651.8-651.11" } }, "TX1": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:650.8-650.11" } }, "TX2": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:649.8-649.11" } }, "TX3": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:648.8-648.11" } } } }, "OVIDEO": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:683.1-699.10" }, "parameter_default_values": { "GSREN": "false", "LSREN": "true" }, "ports": { "D6": { "direction": "input", "bits": [ 2 ] }, "D5": { "direction": "input", "bits": [ 3 ] }, "D4": { "direction": "input", "bits": [ 4 ] }, "D3": { "direction": "input", "bits": [ 5 ] }, "D2": { "direction": "input", "bits": [ 6 ] }, "D1": { "direction": "input", "bits": [ 7 ] }, "D0": { "direction": "input", "bits": [ 8 ] }, "FCLK": { "direction": "input", "bits": [ 9 ] }, "PCLK": { "direction": "input", "bits": [ 10 ] }, "RESET": { "direction": "input", "bits": [ 11 ] }, "Q": { "direction": "output", "bits": [ 12 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:692.8-692.10" } }, "D1": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:691.8-691.10" } }, "D2": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:690.8-690.10" } }, "D3": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:689.8-689.10" } }, "D4": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:688.8-688.10" } }, "D5": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:687.8-687.10" } }, "D6": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:686.8-686.10" } }, "FCLK": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:693.8-693.12" } }, "PCLK": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:694.8-694.12" } }, "Q": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:684.9-684.10" } }, "RESET": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:695.8-695.13" } } } }, "PADD18": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:707.1-721.10" }, "parameter_default_values": { "ADD_SUB": "0", "AREG": "0", "BREG": "0", "BSEL_MODE": "1", "PADD_RESET_MODE": "SYNC", "SOREG": "0" }, "ports": { "A": { "direction": "input", "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ] }, "B": { "direction": "input", "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ] }, "ASEL": { "direction": "input", "bits": [ 38 ] }, "CE": { "direction": "input", "bits": [ 39 ] }, "CLK": { "direction": "input", "bits": [ 40 ] }, "RESET": { "direction": "input", "bits": [ 41 ] }, "SI": { "direction": "input", "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ] }, "SBI": { "direction": "input", "bits": [ 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ] }, "SO": { "direction": "output", "bits": [ 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95 ] }, "SBO": { "direction": "output", "bits": [ 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113 ] }, "DOUT": { "direction": "output", "bits": [ 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:708.15-708.16" } }, "ASEL": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:710.8-710.12" } }, "B": { "hide_name": 0, "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:709.15-709.16" } }, "CE": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:711.8-711.10" } }, "CLK": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:711.11-711.14" } }, "DOUT": { "hide_name": 0, "bits": [ 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:714.15-714.19" } }, "RESET": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:711.15-711.20" } }, "SBI": { "hide_name": 0, "bits": [ 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:712.18-712.21" } }, "SBO": { "hide_name": 0, "bits": [ 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:713.18-713.21" } }, "SI": { "hide_name": 0, "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:712.15-712.17" } }, "SO": { "hide_name": 0, "bits": [ 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:713.15-713.17" } } } }, "PADD9": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:723.1-737.10" }, "parameter_default_values": { "ADD_SUB": "0", "AREG": "0", "BREG": "0", "BSEL_MODE": "1", "PADD_RESET_MODE": "SYNC", "SOREG": "0" }, "ports": { "A": { "direction": "input", "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ] }, "B": { "direction": "input", "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ] }, "ASEL": { "direction": "input", "bits": [ 20 ] }, "CE": { "direction": "input", "bits": [ 21 ] }, "CLK": { "direction": "input", "bits": [ 22 ] }, "RESET": { "direction": "input", "bits": [ 23 ] }, "SI": { "direction": "input", "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32 ] }, "SBI": { "direction": "input", "bits": [ 33, 34, 35, 36, 37, 38, 39, 40, 41 ] }, "SO": { "direction": "output", "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50 ] }, "SBO": { "direction": "output", "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59 ] }, "DOUT": { "direction": "output", "bits": [ 60, 61, 62, 63, 64, 65, 66, 67, 68 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:724.14-724.15" } }, "ASEL": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:726.8-726.12" } }, "B": { "hide_name": 0, "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:725.14-725.15" } }, "CE": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:727.8-727.10" } }, "CLK": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:727.11-727.14" } }, "DOUT": { "hide_name": 0, "bits": [ 60, 61, 62, 63, 64, 65, 66, 67, 68 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:730.14-730.18" } }, "RESET": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:727.15-727.20" } }, "SBI": { "hide_name": 0, "bits": [ 33, 34, 35, 36, 37, 38, 39, 40, 41 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:728.17-728.20" } }, "SBO": { "hide_name": 0, "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:729.17-729.20" } }, "SI": { "hide_name": 0, "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:728.14-728.16" } }, "SO": { "hide_name": 0, "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:729.14-729.16" } } } }, "PLL": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:918.1-957.10" }, "parameter_default_values": { "CLKFB_SEL": "internal", "CLKOUTD3_SRC": "CLKOUT", "CLKOUTD_BYPASS": "false", "CLKOUTD_SRC": "CLKOUT", "CLKOUTP_BYPASS": "false", "CLKOUTP_DLY_STEP": "00000000000000000000000000000000", "CLKOUTP_FT_DIR": "1", "CLKOUT_BYPASS": "false", "CLKOUT_DLY_STEP": "00000000000000000000000000000000", "CLKOUT_FT_DIR": "1", "DEVICE": "GW1N-4", "DUTYDA_SEL": "1000 ", "DYN_DA_EN": "false", "DYN_FBDIV_SEL": "false", "DYN_IDIV_SEL": "false", "DYN_ODIV_SEL": "false", "DYN_SDIV_SEL": "00000000000000000000000000000010", "FBDIV_SEL": "00000000000000000000000000000000", "FCLKIN": "100.0", "IDIV_SEL": "00000000000000000000000000000000", "ODIV_SEL": "00000000000000000000000000001000", "PSDA_SEL": "0000 " }, "ports": { "CLKIN": { "direction": "input", "bits": [ 2 ] }, "CLKFB": { "direction": "input", "bits": [ 3 ] }, "RESET": { "direction": "input", "bits": [ 4 ] }, "RESET_P": { "direction": "input", "bits": [ 5 ] }, "RESET_I": { "direction": "input", "bits": [ 6 ] }, "RESET_S": { "direction": "input", "bits": [ 7 ] }, "FBDSEL": { "direction": "input", "bits": [ 8, 9, 10, 11, 12, 13 ] }, "IDSEL": { "direction": "input", "bits": [ 14, 15, 16, 17, 18, 19 ] }, "ODSEL": { "direction": "input", "bits": [ 20, 21, 22, 23, 24, 25 ] }, "PSDA": { "direction": "input", "bits": [ 26, 27, 28, 29 ] }, "FDLY": { "direction": "input", "bits": [ 30, 31, 32, 33 ] }, "DUTYDA": { "direction": "input", "bits": [ 34, 35, 36, 37 ] }, "CLKOUT": { "direction": "output", "bits": [ 38 ] }, "LOCK": { "direction": "output", "bits": [ 39 ] }, "CLKOUTP": { "direction": "output", "bits": [ 40 ] }, "CLKOUTD": { "direction": "output", "bits": [ 41 ] }, "CLKOUTD3": { "direction": "output", "bits": [ 42 ] } }, "cells": { }, "netnames": { "CLKFB": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:920.7-920.12" } }, "CLKIN": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:919.7-919.12" } }, "CLKOUT": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:930.8-930.14" } }, "CLKOUTD": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:933.8-933.15" } }, "CLKOUTD3": { "hide_name": 0, "bits": [ 42 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:934.8-934.16" } }, "CLKOUTP": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:932.8-932.15" } }, "DUTYDA": { "hide_name": 0, "bits": [ 34, 35, 36, 37 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:929.13-929.19" } }, "FBDSEL": { "hide_name": 0, "bits": [ 8, 9, 10, 11, 12, 13 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:925.13-925.19" } }, "FDLY": { "hide_name": 0, "bits": [ 30, 31, 32, 33 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:928.18-928.22" } }, "IDSEL": { "hide_name": 0, "bits": [ 14, 15, 16, 17, 18, 19 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:926.13-926.18" } }, "LOCK": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:931.8-931.12" } }, "ODSEL": { "hide_name": 0, "bits": [ 20, 21, 22, 23, 24, 25 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:927.13-927.18" } }, "PSDA": { "hide_name": 0, "bits": [ 26, 27, 28, 29 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:928.13-928.17" } }, "RESET": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:921.7-921.12" } }, "RESET_I": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:923.7-923.14" } }, "RESET_P": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:922.7-922.14" } }, "RESET_S": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:924.7-924.14" } } } }, "PLLVR": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1864.1-1908.10" }, "parameter_default_values": { "CLKFB_SEL": "internal", "CLKOUTD3_SRC": "CLKOUT", "CLKOUTD_BYPASS": "false", "CLKOUTD_SRC": "CLKOUT", "CLKOUTP_BYPASS": "false", "CLKOUTP_DLY_STEP": "00000000000000000000000000000000", "CLKOUTP_FT_DIR": "1", "CLKOUT_BYPASS": "false", "CLKOUT_DLY_STEP": "00000000000000000000000000000000", "CLKOUT_FT_DIR": "1", "DEVICE": "GW1NS-4", "DUTYDA_SEL": "1000 ", "DYN_DA_EN": "false", "DYN_FBDIV_SEL": "false", "DYN_IDIV_SEL": "false", "DYN_ODIV_SEL": "false", "DYN_SDIV_SEL": "00000000000000000000000000000010", "FBDIV_SEL": "00000000000000000000000000000000", "FCLKIN": "100.0", "IDIV_SEL": "00000000000000000000000000000000", "ODIV_SEL": "00000000000000000000000000001000", "PSDA_SEL": "0000 " }, "ports": { "CLKOUT": { "direction": "output", "bits": [ 2 ] }, "CLKOUTP": { "direction": "output", "bits": [ 3 ] }, "CLKOUTD": { "direction": "output", "bits": [ 4 ] }, "CLKOUTD3": { "direction": "output", "bits": [ 5 ] }, "LOCK": { "direction": "output", "bits": [ 6 ] }, "CLKIN": { "direction": "input", "bits": [ 7 ] }, "CLKFB": { "direction": "input", "bits": [ 8 ] }, "FBDSEL": { "direction": "input", "bits": [ 9, 10, 11, 12, 13, 14 ] }, "IDSEL": { "direction": "input", "bits": [ 15, 16, 17, 18, 19, 20 ] }, "ODSEL": { "direction": "input", "bits": [ 21, 22, 23, 24, 25, 26 ] }, "DUTYDA": { "direction": "input", "bits": [ 27, 28, 29, 30 ] }, "PSDA": { "direction": "input", "bits": [ 31, 32, 33, 34 ] }, "FDLY": { "direction": "input", "bits": [ 35, 36, 37, 38 ] }, "RESET": { "direction": "input", "bits": [ 39 ] }, "RESET_P": { "direction": "input", "bits": [ 40 ] }, "VREN": { "direction": "input", "bits": [ 41 ] } }, "cells": { }, "netnames": { "CLKFB": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1866.7-1866.12" } }, "CLKIN": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1865.7-1865.12" } }, "CLKOUT": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1876.8-1876.14" } }, "CLKOUTD": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1879.8-1879.15" } }, "CLKOUTD3": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1880.8-1880.16" } }, "CLKOUTP": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1878.8-1878.15" } }, "DUTYDA": { "hide_name": 0, "bits": [ 27, 28, 29, 30 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1873.13-1873.19" } }, "FBDSEL": { "hide_name": 0, "bits": [ 9, 10, 11, 12, 13, 14 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1869.13-1869.19" } }, "FDLY": { "hide_name": 0, "bits": [ 35, 36, 37, 38 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1872.18-1872.22" } }, "IDSEL": { "hide_name": 0, "bits": [ 15, 16, 17, 18, 19, 20 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1870.13-1870.18" } }, "LOCK": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1877.8-1877.12" } }, "ODSEL": { "hide_name": 0, "bits": [ 21, 22, 23, 24, 25, 26 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1871.13-1871.18" } }, "PSDA": { "hide_name": 0, "bits": [ 31, 32, 33, 34 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1872.13-1872.17" } }, "RESET": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1867.7-1867.12" } }, "RESET_P": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1868.7-1868.14" } }, "VREN": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1874.7-1874.11" } } } }, "RAM16S1": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_flop": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1017.1-1049.10" }, "parameter_default_values": { "INIT_0": "0000000000000000" }, "ports": { "DO": { "direction": "output", "bits": [ 2 ] }, "DI": { "direction": "input", "bits": [ 3 ] }, "AD": { "direction": "input", "bits": [ 4, 5, 6, 7 ] }, "WRE": { "direction": "input", "bits": [ 8 ] }, "CLK": { "direction": "input", "bits": [ 9 ] } }, "cells": { }, "netnames": { "AD": { "hide_name": 0, "bits": [ 4, 5, 6, 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1021.13-1021.15" } }, "CLK": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1024.7-1024.10" } }, "DI": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1022.7-1022.9" } }, "DO": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1023.8-1023.10" } }, "WRE": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1025.7-1025.10" } } } }, "RAM16S2": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_flop": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1052.1-1088.10" }, "parameter_default_values": { "INIT_0": "0000000000000000", "INIT_1": "0000000000000000" }, "ports": { "DO": { "direction": "output", "bits": [ 2, 3 ] }, "DI": { "direction": "input", "bits": [ 4, 5 ] }, "AD": { "direction": "input", "bits": [ 6, 7, 8, 9 ] }, "WRE": { "direction": "input", "bits": [ 10 ] }, "CLK": { "direction": "input", "bits": [ 11 ] } }, "cells": { }, "netnames": { "AD": { "hide_name": 0, "bits": [ 6, 7, 8, 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1057.13-1057.15" } }, "CLK": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1060.7-1060.10" } }, "DI": { "hide_name": 0, "bits": [ 4, 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1058.13-1058.15" } }, "DO": { "hide_name": 0, "bits": [ 2, 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1059.14-1059.16" } }, "WRE": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1061.7-1061.10" } } } }, "RAM16S4": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_flop": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1091.1-1135.10" }, "parameter_default_values": { "INIT_0": "0000000000000000", "INIT_1": "0000000000000000", "INIT_2": "0000000000000000", "INIT_3": "0000000000000000" }, "ports": { "DO": { "direction": "output", "bits": [ 2, 3, 4, 5 ] }, "DI": { "direction": "input", "bits": [ 6, 7, 8, 9 ] }, "AD": { "direction": "input", "bits": [ 10, 11, 12, 13 ] }, "WRE": { "direction": "input", "bits": [ 14 ] }, "CLK": { "direction": "input", "bits": [ 15 ] } }, "cells": { }, "netnames": { "AD": { "hide_name": 0, "bits": [ 10, 11, 12, 13 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1098.13-1098.15" } }, "CLK": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1101.7-1101.10" } }, "DI": { "hide_name": 0, "bits": [ 6, 7, 8, 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1099.13-1099.15" } }, "DO": { "hide_name": 0, "bits": [ 2, 3, 4, 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1100.14-1100.16" } }, "WRE": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1102.7-1102.10" } } } }, "RAM16SDP1": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1138.1-1171.10" }, "parameter_default_values": { "INIT_0": "0000000000000000" }, "ports": { "DO": { "direction": "output", "bits": [ 2 ] }, "DI": { "direction": "input", "bits": [ 3 ] }, "WAD": { "direction": "input", "bits": [ 4, 5, 6, 7 ] }, "RAD": { "direction": "input", "bits": [ 8, 9, 10, 11 ] }, "WRE": { "direction": "input", "bits": [ 12 ] }, "CLK": { "direction": "input", "bits": [ 13 ] } }, "cells": { "$specify$143": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "1", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000100", "T_FALL_MAX": "00000000000000000000000110010101", "T_FALL_MIN": "00000000000000000000000110010101", "T_FALL_TYP": "00000000000000000000000110010101", "T_RISE_MAX": "00000000000000000000000100001110", "T_RISE_MIN": "00000000000000000000000100001110", "T_RISE_TYP": "00000000000000000000000100001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1150.2-1150.27" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 8, 9, 10, 11 ] } }, "$specify$144": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1151.2-1151.30" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 13 ], "DST_EN": [ "1" ], "SRC": [ 3 ], "SRC_EN": [ "1" ] } }, "$specify$145": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1152.2-1152.31" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 13 ], "DST_EN": [ "1" ], "SRC": [ 12 ], "SRC_EN": [ "1" ] } }, "$specify$146": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000100", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1153.2-1153.31" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 13 ], "DST_EN": [ "1" ], "SRC": [ 4, 5, 6, 7 ], "SRC_EN": [ "1" ] } }, "$specify$147": { "hide_name": 1, "type": "$specify3", "parameters": { "DAT_DST_PEN": "0", "DAT_DST_POL": "0", "DST_WIDTH": "00000000000000000000000000000001", "EDGE_EN": "1", "EDGE_POL": "1", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001000110101", "T_FALL_MIN": "00000000000000000000001000110101", "T_FALL_TYP": "00000000000000000000001000110101", "T_RISE_MAX": "00000000000000000000000111011010", "T_RISE_MIN": "00000000000000000000000111011010", "T_RISE_TYP": "00000000000000000000000111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1154.2-1154.44" }, "port_directions": { "DAT": "input", "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DAT": [ "x" ], "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 13 ] } } }, "netnames": { "CLK": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1146.7-1146.10" } }, "DI": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1144.7-1144.9" } }, "DO": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1145.8-1145.10" } }, "RAD": { "hide_name": 0, "bits": [ 8, 9, 10, 11 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1143.13-1143.16" } }, "WAD": { "hide_name": 0, "bits": [ 4, 5, 6, 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1142.13-1142.16" } }, "WRE": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1147.7-1147.10" } } } }, "RAM16SDP2": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1174.1-1211.10" }, "parameter_default_values": { "INIT_0": "0000000000000000", "INIT_1": "0000000000000000" }, "ports": { "DO": { "direction": "output", "bits": [ 2, 3 ] }, "DI": { "direction": "input", "bits": [ 4, 5 ] }, "WAD": { "direction": "input", "bits": [ 6, 7, 8, 9 ] }, "RAD": { "direction": "input", "bits": [ 10, 11, 12, 13 ] }, "WRE": { "direction": "input", "bits": [ 14 ] }, "CLK": { "direction": "input", "bits": [ 15 ] } }, "cells": { "$specify$148": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000010", "FULL": "1", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000100", "T_FALL_MAX": "00000000000000000000000110010101", "T_FALL_MIN": "00000000000000000000000110010101", "T_FALL_TYP": "00000000000000000000000110010101", "T_RISE_MAX": "00000000000000000000000100001110", "T_RISE_MIN": "00000000000000000000000100001110", "T_RISE_TYP": "00000000000000000000000100001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1187.2-1187.27" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2, 3 ], "EN": [ "1" ], "SRC": [ 10, 11, 12, 13 ] } }, "$specify$149": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000010", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1188.2-1188.30" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 15 ], "DST_EN": [ "1" ], "SRC": [ 4, 5 ], "SRC_EN": [ "1" ] } }, "$specify$150": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1189.2-1189.31" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 15 ], "DST_EN": [ "1" ], "SRC": [ 14 ], "SRC_EN": [ "1" ] } }, "$specify$151": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000100", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1190.2-1190.31" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 15 ], "DST_EN": [ "1" ], "SRC": [ 6, 7, 8, 9 ], "SRC_EN": [ "1" ] } }, "$specify$152": { "hide_name": 1, "type": "$specify3", "parameters": { "DAT_DST_PEN": "0", "DAT_DST_POL": "0", "DST_WIDTH": "00000000000000000000000000000010", "EDGE_EN": "1", "EDGE_POL": "1", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001000110101", "T_FALL_MIN": "00000000000000000000001000110101", "T_FALL_TYP": "00000000000000000000001000110101", "T_RISE_MAX": "00000000000000000000000111011010", "T_RISE_MIN": "00000000000000000000000111011010", "T_RISE_TYP": "00000000000000000000000111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1191.2-1191.44" }, "port_directions": { "DAT": "input", "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DAT": [ "x", "x" ], "DST": [ 2, 3 ], "EN": [ "1" ], "SRC": [ 15 ] } } }, "netnames": { "CLK": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1183.7-1183.10" } }, "DI": { "hide_name": 0, "bits": [ 4, 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1181.13-1181.15" } }, "DO": { "hide_name": 0, "bits": [ 2, 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1182.14-1182.16" } }, "RAD": { "hide_name": 0, "bits": [ 10, 11, 12, 13 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1180.13-1180.16" } }, "WAD": { "hide_name": 0, "bits": [ 6, 7, 8, 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1179.13-1179.16" } }, "WRE": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1184.7-1184.10" } } } }, "RAM16SDP4": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1214.1-1259.10" }, "parameter_default_values": { "INIT_0": "0000000000000000", "INIT_1": "0000000000000000", "INIT_2": "0000000000000000", "INIT_3": "0000000000000000" }, "ports": { "DO": { "direction": "output", "bits": [ 2, 3, 4, 5 ] }, "DI": { "direction": "input", "bits": [ 6, 7, 8, 9 ] }, "WAD": { "direction": "input", "bits": [ 10, 11, 12, 13 ] }, "RAD": { "direction": "input", "bits": [ 14, 15, 16, 17 ] }, "WRE": { "direction": "input", "bits": [ 18 ] }, "CLK": { "direction": "input", "bits": [ 19 ] } }, "cells": { "$specify$153": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000100", "FULL": "1", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000100", "T_FALL_MAX": "00000000000000000000000110010101", "T_FALL_MIN": "00000000000000000000000110010101", "T_FALL_TYP": "00000000000000000000000110010101", "T_RISE_MAX": "00000000000000000000000100001110", "T_RISE_MIN": "00000000000000000000000100001110", "T_RISE_TYP": "00000000000000000000000100001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1229.2-1229.27" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2, 3, 4, 5 ], "EN": [ "1" ], "SRC": [ 14, 15, 16, 17 ] } }, "$specify$154": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000100", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1230.2-1230.30" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 19 ], "DST_EN": [ "1" ], "SRC": [ 6, 7, 8, 9 ], "SRC_EN": [ "1" ] } }, "$specify$155": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1231.2-1231.31" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 19 ], "DST_EN": [ "1" ], "SRC": [ 18 ], "SRC_EN": [ "1" ] } }, "$specify$156": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000100", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1232.2-1232.31" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 19 ], "DST_EN": [ "1" ], "SRC": [ 10, 11, 12, 13 ], "SRC_EN": [ "1" ] } }, "$specify$157": { "hide_name": 1, "type": "$specify3", "parameters": { "DAT_DST_PEN": "0", "DAT_DST_POL": "0", "DST_WIDTH": "00000000000000000000000000000100", "EDGE_EN": "1", "EDGE_POL": "1", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001000110101", "T_FALL_MIN": "00000000000000000000001000110101", "T_FALL_TYP": "00000000000000000000001000110101", "T_RISE_MAX": "00000000000000000000000111011010", "T_RISE_MIN": "00000000000000000000000111011010", "T_RISE_TYP": "00000000000000000000000111011010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1233.2-1233.44" }, "port_directions": { "DAT": "input", "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DAT": [ "x", "x", "x", "x" ], "DST": [ 2, 3, 4, 5 ], "EN": [ "1" ], "SRC": [ 19 ] } } }, "netnames": { "CLK": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1225.7-1225.10" } }, "DI": { "hide_name": 0, "bits": [ 6, 7, 8, 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1223.13-1223.15" } }, "DO": { "hide_name": 0, "bits": [ 2, 3, 4, 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1224.14-1224.16" } }, "RAD": { "hide_name": 0, "bits": [ 14, 15, 16, 17 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1222.13-1222.16" } }, "WAD": { "hide_name": 0, "bits": [ 10, 11, 12, 13 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1221.13-1221.16" } }, "WRE": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1226.7-1226.10" } } } }, "ROM": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:65.1-141.10" }, "parameter_default_values": { "BIT_WIDTH": "00000000000000000000000000100000", "BLK_SEL": "000", "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "READ_MODE": "0", "RESET_MODE": "SYNC" }, "ports": { "CLK": { "direction": "input", "bits": [ 2 ] }, "CE": { "direction": "input", "bits": [ 3 ] }, "OCE": { "direction": "input", "bits": [ 4 ] }, "RESET": { "direction": "input", "bits": [ 5 ] }, "WRE": { "direction": "input", "bits": [ 6 ] }, "AD": { "direction": "input", "bits": [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ] }, "BLKSEL": { "direction": "input", "bits": [ 21, 22, 23 ] }, "DO": { "direction": "output", "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ] } }, "cells": { }, "netnames": { "AD": { "hide_name": 0, "bits": [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:138.14-138.16" } }, "BLKSEL": { "hide_name": 0, "bits": [ 21, 22, 23 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:139.13-139.19" } }, "CE": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:134.12-134.14" } }, "CLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:134.7-134.10" } }, "DO": { "hide_name": 0, "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:140.15-140.17" } }, "OCE": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:135.7-135.10" } }, "RESET": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:136.7-136.12" } }, "WRE": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:137.7-137.10" } } } }, "ROM16": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:58.1-62.10" }, "parameter_default_values": { "INIT_0": "0000000000000000" }, "ports": { "AD": { "direction": "input", "bits": [ 2, 3, 4, 5 ] }, "DO": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "AD": { "hide_name": 0, "bits": [ 2, 3, 4, 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:60.13-60.15" } }, "DO": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:61.8-61.10" } } } }, "ROMX9": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:144.1-220.10" }, "parameter_default_values": { "BIT_WIDTH": "00000000000000000000000000100100", "BLK_SEL": "000", "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "READ_MODE": "0", "RESET_MODE": "SYNC" }, "ports": { "CLK": { "direction": "input", "bits": [ 2 ] }, "CE": { "direction": "input", "bits": [ 3 ] }, "OCE": { "direction": "input", "bits": [ 4 ] }, "RESET": { "direction": "input", "bits": [ 5 ] }, "WRE": { "direction": "input", "bits": [ 6 ] }, "AD": { "direction": "input", "bits": [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ] }, "BLKSEL": { "direction": "input", "bits": [ 21, 22, 23 ] }, "DO": { "direction": "output", "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ] } }, "cells": { }, "netnames": { "AD": { "hide_name": 0, "bits": [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:217.14-217.16" } }, "BLKSEL": { "hide_name": 0, "bits": [ 21, 22, 23 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:218.13-218.19" } }, "CE": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:213.12-213.14" } }, "CLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:213.7-213.10" } }, "DO": { "hide_name": 0, "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:219.15-219.17" } }, "OCE": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:214.7-214.10" } }, "RESET": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:215.7-215.12" } }, "WRE": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:216.7-216.10" } } } }, "SDP": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1438.1-1536.10" }, "parameter_default_values": { "BIT_WIDTH_0": "00000000000000000000000000100000", "BIT_WIDTH_1": "00000000000000000000000000100000", "BLK_SEL": "000", "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "READ_MODE": "0", "RESET_MODE": "SYNC" }, "ports": { "DO": { "direction": "output", "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ] }, "DI": { "direction": "input", "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ] }, "BLKSEL": { "direction": "input", "bits": [ 66, 67, 68 ] }, "ADA": { "direction": "input", "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ] }, "ADB": { "direction": "input", "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ] }, "WREA": { "direction": "input", "bits": [ 97 ] }, "WREB": { "direction": "input", "bits": [ 98 ] }, "CLKA": { "direction": "input", "bits": [ 99 ] }, "CLKB": { "direction": "input", "bits": [ 100 ] }, "CEA": { "direction": "input", "bits": [ 101 ] }, "CEB": { "direction": "input", "bits": [ 102 ] }, "OCE": { "direction": "input", "bits": [ 103 ] }, "RESETA": { "direction": "input", "bits": [ 104 ] }, "RESETB": { "direction": "input", "bits": [ 105 ] } }, "cells": { "$specify$158": { "hide_name": 1, "type": "$specify3", "parameters": { "DAT_DST_PEN": "0", "DAT_DST_POL": "0", "DST_WIDTH": "00000000000000000000000000100000", "EDGE_EN": "1", "EDGE_POL": "1", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000111101101", "T_FALL_MIN": "00000000000000000000000111101101", "T_FALL_TYP": "00000000000000000000000111101101", "T_RISE_MAX": "00000000000000000000000110100011", "T_RISE_MIN": "00000000000000000000000110100011", "T_RISE_TYP": "00000000000000000000000110100011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1521.2-1521.43" }, "port_directions": { "DAT": "input", "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DAT": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ], "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ], "EN": [ "1" ], "SRC": [ 100 ] } }, "$specify$159": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1522.2-1522.35" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 99 ], "DST_EN": [ "1" ], "SRC": [ 104 ], "SRC_EN": [ "1" ] } }, "$specify$160": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1523.2-1523.35" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 100 ], "DST_EN": [ "1" ], "SRC": [ 105 ], "SRC_EN": [ "1" ] } }, "$specify$161": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1524.2-1524.32" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 100 ], "DST_EN": [ "1" ], "SRC": [ 103 ], "SRC_EN": [ "1" ] } }, "$specify$162": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1525.2-1525.32" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 99 ], "DST_EN": [ "1" ], "SRC": [ 101 ], "SRC_EN": [ "1" ] } }, "$specify$163": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1526.2-1526.32" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 100 ], "DST_EN": [ "1" ], "SRC": [ 102 ], "SRC_EN": [ "1" ] } }, "$specify$164": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1527.2-1527.32" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 100 ], "DST_EN": [ "1" ], "SRC": [ 103 ], "SRC_EN": [ "1" ] } }, "$specify$165": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1528.2-1528.33" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 99 ], "DST_EN": [ "1" ], "SRC": [ 97 ], "SRC_EN": [ "1" ] } }, "$specify$166": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1529.2-1529.33" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 100 ], "DST_EN": [ "1" ], "SRC": [ 98 ], "SRC_EN": [ "1" ] } }, "$specify$167": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000100000", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1530.2-1530.31" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 99 ], "DST_EN": [ "1" ], "SRC": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ], "SRC_EN": [ "1" ] } }, "$specify$168": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000001110", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1531.2-1531.32" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 99 ], "DST_EN": [ "1" ], "SRC": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ], "SRC_EN": [ "1" ] } }, "$specify$169": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000001110", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1532.2-1532.32" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 100 ], "DST_EN": [ "1" ], "SRC": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ], "SRC_EN": [ "1" ] } }, "$specify$170": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000011", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1533.2-1533.35" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 99 ], "DST_EN": [ "1" ], "SRC": [ 66, 67, 68 ], "SRC_EN": [ "1" ] } } }, "netnames": { "ADA": { "hide_name": 0, "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1513.14-1513.17" } }, "ADB": { "hide_name": 0, "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1513.19-1513.22" } }, "BLKSEL": { "hide_name": 0, "bits": [ 66, 67, 68 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1512.13-1512.19" } }, "CEA": { "hide_name": 0, "bits": [ 101 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1516.7-1516.10" } }, "CEB": { "hide_name": 0, "bits": [ 102 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1516.12-1516.15" } }, "CLKA": { "hide_name": 0, "bits": [ 99 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1515.7-1515.11" } }, "CLKB": { "hide_name": 0, "bits": [ 100 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1515.13-1515.17" } }, "DI": { "hide_name": 0, "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1511.14-1511.16" } }, "DO": { "hide_name": 0, "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1510.15-1510.17" } }, "OCE": { "hide_name": 0, "bits": [ 103 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1517.7-1517.10" } }, "RESETA": { "hide_name": 0, "bits": [ 104 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1518.7-1518.13" } }, "RESETB": { "hide_name": 0, "bits": [ 105 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1518.15-1518.21" } }, "WREA": { "hide_name": 0, "bits": [ 97 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1514.7-1514.11" } }, "WREB": { "hide_name": 0, "bits": [ 98 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1514.13-1514.17" } } } }, "SDPB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:375.1-453.10" }, "parameter_default_values": { "BIT_WIDTH_0": "00000000000000000000000000100000", "BIT_WIDTH_1": "00000000000000000000000000100000", "BLK_SEL_0": "000", "BLK_SEL_1": "000", "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "READ_MODE": "0", "RESET_MODE": "SYNC" }, "ports": { "CLKA": { "direction": "input", "bits": [ 2 ] }, "CEA": { "direction": "input", "bits": [ 3 ] }, "CLKB": { "direction": "input", "bits": [ 4 ] }, "CEB": { "direction": "input", "bits": [ 5 ] }, "OCE": { "direction": "input", "bits": [ 6 ] }, "RESETA": { "direction": "input", "bits": [ 7 ] }, "RESETB": { "direction": "input", "bits": [ 8 ] }, "ADA": { "direction": "input", "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ] }, "ADB": { "direction": "input", "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ] }, "DI": { "direction": "input", "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ] }, "BLKSELA": { "direction": "input", "bits": [ 69, 70, 71 ] }, "BLKSELB": { "direction": "input", "bits": [ 72, 73, 74 ] }, "DO": { "direction": "output", "bits": [ 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106 ] } }, "cells": { }, "netnames": { "ADA": { "hide_name": 0, "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:449.14-449.17" } }, "ADB": { "hide_name": 0, "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:449.19-449.22" } }, "BLKSELA": { "hide_name": 0, "bits": [ 69, 70, 71 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:451.13-451.20" } }, "BLKSELB": { "hide_name": 0, "bits": [ 72, 73, 74 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:451.22-451.29" } }, "CEA": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:446.13-446.16" } }, "CEB": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:446.24-446.27" } }, "CLKA": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:446.7-446.11" } }, "CLKB": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:446.18-446.22" } }, "DI": { "hide_name": 0, "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:450.14-450.16" } }, "DO": { "hide_name": 0, "bits": [ 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:452.15-452.17" } }, "OCE": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:447.7-447.10" } }, "RESETA": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:448.7-448.13" } }, "RESETB": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:448.15-448.21" } } } }, "SDPX9": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1539.1-1637.10" }, "parameter_default_values": { "BIT_WIDTH_0": "00000000000000000000000000100100", "BIT_WIDTH_1": "00000000000000000000000000100100", "BLK_SEL": "000", "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "READ_MODE": "0", "RESET_MODE": "SYNC" }, "ports": { "DO": { "direction": "output", "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ] }, "DI": { "direction": "input", "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ] }, "BLKSEL": { "direction": "input", "bits": [ 74, 75, 76 ] }, "ADA": { "direction": "input", "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ] }, "ADB": { "direction": "input", "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ] }, "WREA": { "direction": "input", "bits": [ 105 ] }, "WREB": { "direction": "input", "bits": [ 106 ] }, "CLKA": { "direction": "input", "bits": [ 107 ] }, "CLKB": { "direction": "input", "bits": [ 108 ] }, "CEA": { "direction": "input", "bits": [ 109 ] }, "CEB": { "direction": "input", "bits": [ 110 ] }, "OCE": { "direction": "input", "bits": [ 111 ] }, "RESETA": { "direction": "input", "bits": [ 112 ] }, "RESETB": { "direction": "input", "bits": [ 113 ] } }, "cells": { "$specify$171": { "hide_name": 1, "type": "$specify3", "parameters": { "DAT_DST_PEN": "0", "DAT_DST_POL": "0", "DST_WIDTH": "00000000000000000000000000100100", "EDGE_EN": "1", "EDGE_POL": "1", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000111101101", "T_FALL_MIN": "00000000000000000000000111101101", "T_FALL_TYP": "00000000000000000000000111101101", "T_RISE_MAX": "00000000000000000000000110100011", "T_RISE_MIN": "00000000000000000000000110100011", "T_RISE_TYP": "00000000000000000000000110100011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1622.2-1622.43" }, "port_directions": { "DAT": "input", "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DAT": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ], "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ], "EN": [ "1" ], "SRC": [ 108 ] } }, "$specify$172": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1623.2-1623.35" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 107 ], "DST_EN": [ "1" ], "SRC": [ 112 ], "SRC_EN": [ "1" ] } }, "$specify$173": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1624.2-1624.35" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 108 ], "DST_EN": [ "1" ], "SRC": [ 113 ], "SRC_EN": [ "1" ] } }, "$specify$174": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1625.2-1625.32" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 108 ], "DST_EN": [ "1" ], "SRC": [ 111 ], "SRC_EN": [ "1" ] } }, "$specify$175": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1626.2-1626.32" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 107 ], "DST_EN": [ "1" ], "SRC": [ 109 ], "SRC_EN": [ "1" ] } }, "$specify$176": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1627.2-1627.32" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 108 ], "DST_EN": [ "1" ], "SRC": [ 110 ], "SRC_EN": [ "1" ] } }, "$specify$177": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1628.2-1628.32" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 108 ], "DST_EN": [ "1" ], "SRC": [ 111 ], "SRC_EN": [ "1" ] } }, "$specify$178": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1629.2-1629.33" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 107 ], "DST_EN": [ "1" ], "SRC": [ 105 ], "SRC_EN": [ "1" ] } }, "$specify$179": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1630.2-1630.33" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 108 ], "DST_EN": [ "1" ], "SRC": [ 106 ], "SRC_EN": [ "1" ] } }, "$specify$180": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000100100", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1631.2-1631.31" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 107 ], "DST_EN": [ "1" ], "SRC": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ], "SRC_EN": [ "1" ] } }, "$specify$181": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000001110", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1632.2-1632.32" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 107 ], "DST_EN": [ "1" ], "SRC": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ], "SRC_EN": [ "1" ] } }, "$specify$182": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000001110", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1633.2-1633.32" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 108 ], "DST_EN": [ "1" ], "SRC": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ], "SRC_EN": [ "1" ] } }, "$specify$183": { "hide_name": 1, "type": "$specrule", "parameters": { "DST_PEN": "1", "DST_POL": "1", "DST_WIDTH": "00000000000000000000000000000001", "SRC_PEN": "0", "SRC_POL": "0", "SRC_WIDTH": "00000000000000000000000000000011", "TYPE": "$setup", "T_LIMIT2_MAX": "00000000000000000000000000000000", "T_LIMIT2_MIN": "00000000000000000000000000000000", "T_LIMIT2_TYP": "00000000000000000000000000000000", "T_LIMIT_MAX": "00000000000000000000000000111110", "T_LIMIT_MIN": "00000000000000000000000000111110", "T_LIMIT_TYP": "00000000000000000000000000111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1634.2-1634.35" }, "port_directions": { "DST": "input", "DST_EN": "output", "SRC": "input", "SRC_EN": "output" }, "connections": { "DST": [ 107 ], "DST_EN": [ "1" ], "SRC": [ 74, 75, 76 ], "SRC_EN": [ "1" ] } } }, "netnames": { "ADA": { "hide_name": 0, "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1614.14-1614.17" } }, "ADB": { "hide_name": 0, "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1614.19-1614.22" } }, "BLKSEL": { "hide_name": 0, "bits": [ 74, 75, 76 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1613.13-1613.19" } }, "CEA": { "hide_name": 0, "bits": [ 109 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1617.7-1617.10" } }, "CEB": { "hide_name": 0, "bits": [ 110 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1617.12-1617.15" } }, "CLKA": { "hide_name": 0, "bits": [ 107 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1616.7-1616.11" } }, "CLKB": { "hide_name": 0, "bits": [ 108 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1616.13-1616.17" } }, "DI": { "hide_name": 0, "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1612.14-1612.16" } }, "DO": { "hide_name": 0, "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1611.15-1611.17" } }, "OCE": { "hide_name": 0, "bits": [ 111 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1618.7-1618.10" } }, "RESETA": { "hide_name": 0, "bits": [ 112 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1619.7-1619.13" } }, "RESETB": { "hide_name": 0, "bits": [ 113 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1619.15-1619.21" } }, "WREA": { "hide_name": 0, "bits": [ 105 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1615.7-1615.11" } }, "WREB": { "hide_name": 0, "bits": [ 106 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1615.13-1615.17" } } } }, "SDPX9B": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:456.1-534.10" }, "parameter_default_values": { "BIT_WIDTH_0": "00000000000000000000000000100100", "BIT_WIDTH_1": "00000000000000000000000000100100", "BLK_SEL_0": "000", "BLK_SEL_1": "000", "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "READ_MODE": "0", "RESET_MODE": "SYNC" }, "ports": { "CLKA": { "direction": "input", "bits": [ 2 ] }, "CEA": { "direction": "input", "bits": [ 3 ] }, "CLKB": { "direction": "input", "bits": [ 4 ] }, "CEB": { "direction": "input", "bits": [ 5 ] }, "OCE": { "direction": "input", "bits": [ 6 ] }, "RESETA": { "direction": "input", "bits": [ 7 ] }, "RESETB": { "direction": "input", "bits": [ 8 ] }, "ADA": { "direction": "input", "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ] }, "ADB": { "direction": "input", "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ] }, "BLKSELA": { "direction": "input", "bits": [ 37, 38, 39 ] }, "BLKSELB": { "direction": "input", "bits": [ 40, 41, 42 ] }, "DI": { "direction": "input", "bits": [ 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78 ] }, "DO": { "direction": "output", "bits": [ 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ] } }, "cells": { }, "netnames": { "ADA": { "hide_name": 0, "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:530.14-530.17" } }, "ADB": { "hide_name": 0, "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:530.19-530.22" } }, "BLKSELA": { "hide_name": 0, "bits": [ 37, 38, 39 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:531.13-531.20" } }, "BLKSELB": { "hide_name": 0, "bits": [ 40, 41, 42 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:531.22-531.29" } }, "CEA": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:527.13-527.16" } }, "CEB": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:527.24-527.27" } }, "CLKA": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:527.7-527.11" } }, "CLKB": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:527.18-527.22" } }, "DI": { "hide_name": 0, "bits": [ 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:532.14-532.16" } }, "DO": { "hide_name": 0, "bits": [ 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:533.15-533.17" } }, "OCE": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:528.7-528.10" } }, "RESETA": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:529.7-529.13" } }, "RESETB": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:529.15-529.21" } } } }, "SP": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1263.1-1347.10" }, "parameter_default_values": { "BIT_WIDTH": "00000000000000000000000000100000", "BLK_SEL": "000", "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "READ_MODE": "0", "RESET_MODE": "SYNC", "WRITE_MODE": "00" }, "ports": { "DO": { "direction": "output", "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ] }, "DI": { "direction": "input", "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ] }, "BLKSEL": { "direction": "input", "bits": [ 66, 67, 68 ] }, "AD": { "direction": "input", "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ] }, "WRE": { "direction": "input", "bits": [ 83 ] }, "CLK": { "direction": "input", "bits": [ 84 ] }, "CE": { "direction": "input", "bits": [ 85 ] }, "OCE": { "direction": "input", "bits": [ 86 ] }, "RESET": { "direction": "input", "bits": [ 87 ] } }, "cells": { }, "netnames": { "AD": { "hide_name": 0, "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1340.14-1340.16" } }, "BLKSEL": { "hide_name": 0, "bits": [ 66, 67, 68 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1339.13-1339.19" } }, "CE": { "hide_name": 0, "bits": [ 85 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1343.7-1343.9" } }, "CLK": { "hide_name": 0, "bits": [ 84 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1342.7-1342.10" } }, "DI": { "hide_name": 0, "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1338.14-1338.16" } }, "DO": { "hide_name": 0, "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1337.15-1337.17" } }, "OCE": { "hide_name": 0, "bits": [ 86 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1344.7-1344.10" } }, "RESET": { "hide_name": 0, "bits": [ 87 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1345.7-1345.12" } }, "WRE": { "hide_name": 0, "bits": [ 83 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1341.7-1341.10" } } } }, "SPX9": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1350.1-1434.10" }, "parameter_default_values": { "BIT_WIDTH": "00000000000000000000000000100100", "BLK_SEL": "000", "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "READ_MODE": "0", "RESET_MODE": "SYNC", "WRITE_MODE": "00" }, "ports": { "DO": { "direction": "output", "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ] }, "DI": { "direction": "input", "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ] }, "BLKSEL": { "direction": "input", "bits": [ 74, 75, 76 ] }, "AD": { "direction": "input", "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ] }, "WRE": { "direction": "input", "bits": [ 91 ] }, "CLK": { "direction": "input", "bits": [ 92 ] }, "CE": { "direction": "input", "bits": [ 93 ] }, "OCE": { "direction": "input", "bits": [ 94 ] }, "RESET": { "direction": "input", "bits": [ 95 ] } }, "cells": { }, "netnames": { "AD": { "hide_name": 0, "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1427.14-1427.16" } }, "BLKSEL": { "hide_name": 0, "bits": [ 74, 75, 76 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1426.13-1426.19" } }, "CE": { "hide_name": 0, "bits": [ 93 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1430.7-1430.9" } }, "CLK": { "hide_name": 0, "bits": [ 92 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1429.7-1429.10" } }, "DI": { "hide_name": 0, "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1425.14-1425.16" } }, "DO": { "hide_name": 0, "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1424.15-1424.17" } }, "OCE": { "hide_name": 0, "bits": [ 94 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1431.7-1431.10" } }, "RESET": { "hide_name": 0, "bits": [ 95 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1432.7-1432.12" } }, "WRE": { "hide_name": 0, "bits": [ 91 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1428.7-1428.10" } } } }, "TBUF": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:571.1-575.10" }, "ports": { "O": { "direction": "output", "bits": [ 2 ] }, "I": { "direction": "input", "bits": [ 3 ] }, "OEN": { "direction": "input", "bits": [ 4 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:572.9-572.10" } }, "O": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:573.10-573.11" } }, "OEN": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:572.12-572.15" } } } }, "TLVDS_IBUF": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:959.1-962.10" }, "ports": { "O": { "direction": "output", "bits": [ 2 ] }, "I": { "direction": "input", "bits": [ 3 ] }, "IB": { "direction": "input", "bits": [ 4 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:961.8-961.9" } }, "IB": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:961.11-961.13" } }, "O": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:960.8-960.9" } } } }, "TLVDS_IOBUF": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:969.1-973.10" }, "ports": { "O": { "direction": "output", "bits": [ 2 ] }, "IO": { "direction": "inout", "bits": [ 3 ] }, "IOB": { "direction": "inout", "bits": [ 4 ] }, "I": { "direction": "input", "bits": [ 5 ] }, "OEN": { "direction": "input", "bits": [ 6 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:972.7-972.8" } }, "IO": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:971.7-971.9" } }, "IOB": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:971.11-971.14" } }, "O": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:970.10-970.11" } }, "OEN": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:972.10-972.13" } } } }, "TLVDS_OBUF": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:593.1-599.10" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "O": { "direction": "output", "bits": [ 3 ] }, "OB": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:594.9-594.10" } }, "O": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:595.10-595.11" } }, "OB": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:596.10-596.12" } } } }, "TLVDS_TBUF": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:964.1-967.10" }, "ports": { "O": { "direction": "output", "bits": [ 2 ] }, "OB": { "direction": "output", "bits": [ 3 ] }, "I": { "direction": "input", "bits": [ 4 ] }, "OEN": { "direction": "input", "bits": [ 5 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:966.8-966.9" } }, "O": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:965.8-965.9" } }, "OB": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:965.11-965.13" } }, "OEN": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:966.11-966.14" } } } }, "VCC": { "attributes": { "blackbox": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:545.1-547.10" }, "ports": { "V": { "direction": "output", "bits": [ 2 ] } }, "cells": { }, "netnames": { "V": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:545.19-545.20" } } } }, "__APICULA_LUT5": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_lut": "00000000000000000000000000000010", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.1-58.10" }, "ports": { "F": { "direction": "output", "bits": [ 2 ] }, "I0": { "direction": "input", "bits": [ 3 ] }, "I1": { "direction": "input", "bits": [ 4 ] }, "I2": { "direction": "input", "bits": [ 5 ] }, "I3": { "direction": "input", "bits": [ 6 ] }, "M0": { "direction": "input", "bits": [ 7 ] } }, "cells": { "$specify$11": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000011001100110", "T_FALL_MIN": "00000000000000000000011001100110", "T_FALL_TYP": "00000000000000000000011001100110", "T_RISE_MAX": "00000000000000000000010010100011", "T_RISE_MIN": "00000000000000000000010010100011", "T_RISE_TYP": "00000000000000000000010010100011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:52.3-52.28" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$12": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000011001100110", "T_FALL_MIN": "00000000000000000000011001100110", "T_FALL_TYP": "00000000000000000000011001100110", "T_RISE_MAX": "00000000000000000000010010100000", "T_RISE_MIN": "00000000000000000000010010100000", "T_RISE_TYP": "00000000000000000000010010100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:53.3-53.28" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$13": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000010101011011", "T_FALL_MIN": "00000000000000000000010101011011", "T_FALL_TYP": "00000000000000000000010101011011", "T_RISE_MAX": "00000000000000000000001111100011", "T_RISE_MIN": "00000000000000000000001111100011", "T_RISE_TYP": "00000000000000000000001111100011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:54.3-54.27" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 5 ] } }, "$specify$14": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000010001011100", "T_FALL_MIN": "00000000000000000000010001011100", "T_FALL_TYP": "00000000000000000000010001011100", "T_RISE_MAX": "00000000000000000000001100101000", "T_RISE_MIN": "00000000000000000000001100101000", "T_RISE_TYP": "00000000000000000000001100101000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:55.3-55.27" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 6 ] } }, "$specify$15": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001010101000", "T_FALL_MIN": "00000000000000000000001010101000", "T_FALL_TYP": "00000000000000000000001010101000", "T_RISE_MAX": "00000000000000000000000111100110", "T_RISE_MIN": "00000000000000000000000111100110", "T_RISE_TYP": "00000000000000000000000111100110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:56.3-56.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 7 ] } } }, "netnames": { "F": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.30-50.31" } }, "I0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.39-50.41" } }, "I1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.43-50.45" } }, "I2": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.47-50.49" } }, "I3": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.51-50.53" } }, "M0": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.55-50.57" } } } }, "__APICULA_LUT6": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_lut": "00000000000000000000000000000100", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.1-70.10" }, "ports": { "F": { "direction": "output", "bits": [ 2 ] }, "I0": { "direction": "input", "bits": [ 3 ] }, "I1": { "direction": "input", "bits": [ 4 ] }, "I2": { "direction": "input", "bits": [ 5 ] }, "I3": { "direction": "input", "bits": [ 6 ] }, "M0": { "direction": "input", "bits": [ 7 ] }, "M1": { "direction": "input", "bits": [ 8 ] } }, "cells": { "$specify$16": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000011101100101", "T_FALL_MIN": "00000000000000000000011101100101", "T_FALL_TYP": "00000000000000000000011101100101", "T_RISE_MAX": "00000000000000000000010100101011", "T_RISE_MIN": "00000000000000000000010100101011", "T_RISE_TYP": "00000000000000000000010100101011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:63.3-63.40" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$17": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000011101100101", "T_FALL_MIN": "00000000000000000000011101100101", "T_FALL_TYP": "00000000000000000000011101100101", "T_RISE_MAX": "00000000000000000000010100101000", "T_RISE_MIN": "00000000000000000000010100101000", "T_RISE_TYP": "00000000000000000000010100101000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:64.3-64.40" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$18": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000011001011010", "T_FALL_MIN": "00000000000000000000011001011010", "T_FALL_TYP": "00000000000000000000011001011010", "T_RISE_MAX": "00000000000000000000010001101011", "T_RISE_MIN": "00000000000000000000010001101011", "T_RISE_TYP": "00000000000000000000010001101011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:65.3-65.39" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 5 ] } }, "$specify$19": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000010101011011", "T_FALL_MIN": "00000000000000000000010101011011", "T_FALL_TYP": "00000000000000000000010101011011", "T_RISE_MAX": "00000000000000000000001110110000", "T_RISE_MIN": "00000000000000000000001110110000", "T_RISE_TYP": "00000000000000000000001110110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:66.3-66.39" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 6 ] } }, "$specify$20": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001110100111", "T_FALL_MIN": "00000000000000000000001110100111", "T_FALL_TYP": "00000000000000000000001110100111", "T_RISE_MAX": "00000000000000000000001001101110", "T_RISE_MIN": "00000000000000000000001001101110", "T_RISE_TYP": "00000000000000000000001001101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:67.3-67.38" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 7 ] } }, "$specify$21": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001011010011", "T_FALL_MIN": "00000000000000000000001011010011", "T_FALL_TYP": "00000000000000000000001011010011", "T_RISE_MAX": "00000000000000000000000111011110", "T_RISE_MIN": "00000000000000000000000111011110", "T_RISE_TYP": "00000000000000000000000111011110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:68.3-68.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 8 ] } } }, "netnames": { "F": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.30-61.31" } }, "I0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.39-61.41" } }, "I1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.43-61.45" } }, "I2": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.47-61.49" } }, "I3": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.51-61.53" } }, "M0": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.55-61.57" } }, "M1": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.59-61.61" } } } }, "__APICULA_LUT7": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_lut": "00000000000000000000000000001000", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.1-83.10" }, "ports": { "F": { "direction": "output", "bits": [ 2 ] }, "I0": { "direction": "input", "bits": [ 3 ] }, "I1": { "direction": "input", "bits": [ 4 ] }, "I2": { "direction": "input", "bits": [ 5 ] }, "I3": { "direction": "input", "bits": [ 6 ] }, "M0": { "direction": "input", "bits": [ 7 ] }, "M1": { "direction": "input", "bits": [ 8 ] }, "M2": { "direction": "input", "bits": [ 9 ] } }, "cells": { "$specify$22": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000100001100100", "T_FALL_MIN": "00000000000000000000100001100100", "T_FALL_TYP": "00000000000000000000100001100100", "T_RISE_MAX": "00000000000000000000010110110011", "T_RISE_MIN": "00000000000000000000010110110011", "T_RISE_TYP": "00000000000000000000010110110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:75.3-75.52" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$23": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000100001100100", "T_FALL_MIN": "00000000000000000000100001100100", "T_FALL_TYP": "00000000000000000000100001100100", "T_RISE_MAX": "00000000000000000000010110110000", "T_RISE_MIN": "00000000000000000000010110110000", "T_RISE_TYP": "00000000000000000000010110110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:76.3-76.52" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$24": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000011101011001", "T_FALL_MIN": "00000000000000000000011101011001", "T_FALL_TYP": "00000000000000000000011101011001", "T_RISE_MAX": "00000000000000000000010011110011", "T_RISE_MIN": "00000000000000000000010011110011", "T_RISE_TYP": "00000000000000000000010011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:77.3-77.51" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 5 ] } }, "$specify$25": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000011001011010", "T_FALL_MIN": "00000000000000000000011001011010", "T_FALL_TYP": "00000000000000000000011001011010", "T_RISE_MAX": "00000000000000000000010000111000", "T_RISE_MIN": "00000000000000000000010000111000", "T_RISE_TYP": "00000000000000000000010000111000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:78.3-78.51" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 6 ] } }, "$specify$26": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000010010100110", "T_FALL_MIN": "00000000000000000000010010100110", "T_FALL_TYP": "00000000000000000000010010100110", "T_RISE_MAX": "00000000000000000000001011110110", "T_RISE_MIN": "00000000000000000000001011110110", "T_RISE_TYP": "00000000000000000000001011110110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:79.3-79.50" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 7 ] } }, "$specify$27": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001111010010", "T_FALL_MIN": "00000000000000000000001111010010", "T_FALL_TYP": "00000000000000000000001111010010", "T_RISE_MAX": "00000000000000000000001001100110", "T_RISE_MIN": "00000000000000000000001001100110", "T_RISE_TYP": "00000000000000000000001001100110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:80.3-80.38" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 8 ] } }, "$specify$28": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001011010011", "T_FALL_MIN": "00000000000000000000001011010011", "T_FALL_TYP": "00000000000000000000001011010011", "T_RISE_MAX": "00000000000000000000000111011110", "T_RISE_MIN": "00000000000000000000000111011110", "T_RISE_TYP": "00000000000000000000000111011110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:81.3-81.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 9 ] } } }, "netnames": { "F": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.30-73.31" } }, "I0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.39-73.41" } }, "I1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.43-73.45" } }, "I2": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.47-73.49" } }, "I3": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.51-73.53" } }, "M0": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.55-73.57" } }, "M1": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.59-73.61" } }, "M2": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.63-73.65" } } } }, "__APICULA_LUT8": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_lut": "00000000000000000000000000010000", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.1-97.11" }, "ports": { "F": { "direction": "output", "bits": [ 2 ] }, "I0": { "direction": "input", "bits": [ 3 ] }, "I1": { "direction": "input", "bits": [ 4 ] }, "I2": { "direction": "input", "bits": [ 5 ] }, "I3": { "direction": "input", "bits": [ 6 ] }, "M0": { "direction": "input", "bits": [ 7 ] }, "M1": { "direction": "input", "bits": [ 8 ] }, "M2": { "direction": "input", "bits": [ 9 ] }, "M3": { "direction": "input", "bits": [ 10 ] } }, "cells": { "$specify$29": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000100101100011", "T_FALL_MIN": "00000000000000000000100101100011", "T_FALL_TYP": "00000000000000000000100101100011", "T_RISE_MAX": "00000000000000000000011000111011", "T_RISE_MIN": "00000000000000000000011000111011", "T_RISE_TYP": "00000000000000000000011000111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:88.3-88.64" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$30": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000100101100011", "T_FALL_MIN": "00000000000000000000100101100011", "T_FALL_TYP": "00000000000000000000100101100011", "T_RISE_MAX": "00000000000000000000011000111000", "T_RISE_MIN": "00000000000000000000011000111000", "T_RISE_TYP": "00000000000000000000011000111000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:89.3-89.64" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$31": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000100001011000", "T_FALL_MIN": "00000000000000000000100001011000", "T_FALL_TYP": "00000000000000000000100001011000", "T_RISE_MAX": "00000000000000000000010101111011", "T_RISE_MIN": "00000000000000000000010101111011", "T_RISE_TYP": "00000000000000000000010101111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:90.3-90.63" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 5 ] } }, "$specify$32": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000011101011001", "T_FALL_MIN": "00000000000000000000011101011001", "T_FALL_TYP": "00000000000000000000011101011001", "T_RISE_MAX": "00000000000000000000010011000000", "T_RISE_MIN": "00000000000000000000010011000000", "T_RISE_TYP": "00000000000000000000010011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:91.3-91.63" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 6 ] } }, "$specify$33": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000010110100101", "T_FALL_MIN": "00000000000000000000010110100101", "T_FALL_TYP": "00000000000000000000010110100101", "T_RISE_MAX": "00000000000000000000001101111110", "T_RISE_MIN": "00000000000000000000001101111110", "T_RISE_TYP": "00000000000000000000001101111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:92.3-92.62" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 7 ] } }, "$specify$34": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000010011010001", "T_FALL_MIN": "00000000000000000000010011010001", "T_FALL_TYP": "00000000000000000000010011010001", "T_RISE_MAX": "00000000000000000000001011101110", "T_RISE_MIN": "00000000000000000000001011101110", "T_RISE_TYP": "00000000000000000000001011101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:93.3-93.50" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 8 ] } }, "$specify$35": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001111010010", "T_FALL_MIN": "00000000000000000000001111010010", "T_FALL_TYP": "00000000000000000000001111010010", "T_RISE_MAX": "00000000000000000000001001100110", "T_RISE_MIN": "00000000000000000000001001100110", "T_RISE_TYP": "00000000000000000000001001100110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:94.3-94.38" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 9 ] } }, "$specify$36": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001011010011", "T_FALL_MIN": "00000000000000000000001011010011", "T_FALL_TYP": "00000000000000000000001011010011", "T_RISE_MAX": "00000000000000000000000111011110", "T_RISE_MIN": "00000000000000000000000111011110", "T_RISE_TYP": "00000000000000000000000111011110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:95.3-95.26" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 2 ], "EN": [ "1" ], "SRC": [ 10 ] } } }, "netnames": { "F": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.30-86.31" } }, "I0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.39-86.41" } }, "I1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.43-86.45" } }, "I2": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.47-86.49" } }, "I3": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.51-86.53" } }, "M0": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.55-86.57" } }, "M1": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.59-86.61" } }, "M2": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.63-86.65" } }, "M3": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.67-86.69" } } } }, "pROM": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:223.1-296.10" }, "parameter_default_values": { "BIT_WIDTH": "00000000000000000000000000100000", "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "READ_MODE": "0", "RESET_MODE": "SYNC" }, "ports": { "CLK": { "direction": "input", "bits": [ 2 ] }, "CE": { "direction": "input", "bits": [ 3 ] }, "OCE": { "direction": "input", "bits": [ 4 ] }, "RESET": { "direction": "input", "bits": [ 5 ] }, "AD": { "direction": "input", "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ] }, "DO": { "direction": "output", "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ] } }, "cells": { }, "netnames": { "AD": { "hide_name": 0, "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:294.14-294.16" } }, "CE": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:291.12-291.14" } }, "CLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:291.7-291.10" } }, "DO": { "hide_name": 0, "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:295.15-295.17" } }, "OCE": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:292.7-292.10" } }, "RESET": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:293.7-293.12" } } } }, "pROMX9": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:299.1-372.10" }, "parameter_default_values": { "BIT_WIDTH": "00000000000000000000000000100100", "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "READ_MODE": "0", "RESET_MODE": "SYNC" }, "ports": { "CLK": { "direction": "input", "bits": [ 2 ] }, "CE": { "direction": "input", "bits": [ 3 ] }, "OCE": { "direction": "input", "bits": [ 4 ] }, "RESET": { "direction": "input", "bits": [ 5 ] }, "AD": { "direction": "input", "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ] }, "DO": { "direction": "output", "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ] } }, "cells": { }, "netnames": { "AD": { "hide_name": 0, "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:370.14-370.16" } }, "CE": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:367.12-367.14" } }, "CLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:367.7-367.10" } }, "DO": { "hide_name": 0, "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:371.15-371.17" } }, "OCE": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:368.7-368.10" } }, "RESET": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_xtra_gw1n.v:369.7-369.12" } } } }, "rPLL": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1818.1-1861.10" }, "parameter_default_values": { "CLKFB_SEL": "internal", "CLKOUTD3_SRC": "CLKOUT", "CLKOUTD_BYPASS": "false", "CLKOUTD_SRC": "CLKOUT", "CLKOUTP_BYPASS": "false", "CLKOUTP_DLY_STEP": "00000000000000000000000000000000", "CLKOUTP_FT_DIR": "1", "CLKOUT_BYPASS": "false", "CLKOUT_DLY_STEP": "00000000000000000000000000000000", "CLKOUT_FT_DIR": "1", "DEVICE": "GW1N-1", "DUTYDA_SEL": "1000 ", "DYN_DA_EN": "false", "DYN_FBDIV_SEL": "false", "DYN_IDIV_SEL": "false", "DYN_ODIV_SEL": "false", "DYN_SDIV_SEL": "00000000000000000000000000000010", "FBDIV_SEL": "00000000000000000000000000000000", "FCLKIN": "100.0", "IDIV_SEL": "00000000000000000000000000000000", "ODIV_SEL": "00000000000000000000000000001000", "PSDA_SEL": "0000 " }, "ports": { "CLKOUT": { "direction": "output", "bits": [ 2 ] }, "CLKOUTP": { "direction": "output", "bits": [ 3 ] }, "CLKOUTD": { "direction": "output", "bits": [ 4 ] }, "CLKOUTD3": { "direction": "output", "bits": [ 5 ] }, "LOCK": { "direction": "output", "bits": [ 6 ] }, "CLKIN": { "direction": "input", "bits": [ 7 ] }, "CLKFB": { "direction": "input", "bits": [ 8 ] }, "FBDSEL": { "direction": "input", "bits": [ 9, 10, 11, 12, 13, 14 ] }, "IDSEL": { "direction": "input", "bits": [ 15, 16, 17, 18, 19, 20 ] }, "ODSEL": { "direction": "input", "bits": [ 21, 22, 23, 24, 25, 26 ] }, "DUTYDA": { "direction": "input", "bits": [ 27, 28, 29, 30 ] }, "PSDA": { "direction": "input", "bits": [ 31, 32, 33, 34 ] }, "FDLY": { "direction": "input", "bits": [ 35, 36, 37, 38 ] }, "RESET": { "direction": "input", "bits": [ 39 ] }, "RESET_P": { "direction": "input", "bits": [ 40 ] } }, "cells": { }, "netnames": { "CLKFB": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1820.7-1820.12" } }, "CLKIN": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1819.7-1819.12" } }, "CLKOUT": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1829.8-1829.14" } }, "CLKOUTD": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1832.8-1832.15" } }, "CLKOUTD3": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1833.8-1833.16" } }, "CLKOUTP": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1831.8-1831.15" } }, "DUTYDA": { "hide_name": 0, "bits": [ 27, 28, 29, 30 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1827.13-1827.19" } }, "FBDSEL": { "hide_name": 0, "bits": [ 9, 10, 11, 12, 13, 14 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1823.13-1823.19" } }, "FDLY": { "hide_name": 0, "bits": [ 35, 36, 37, 38 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1826.18-1826.22" } }, "IDSEL": { "hide_name": 0, "bits": [ 15, 16, 17, 18, 19, 20 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1824.13-1824.18" } }, "LOCK": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1830.8-1830.12" } }, "ODSEL": { "hide_name": 0, "bits": [ 21, 22, 23, 24, 25, 26 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1825.13-1825.18" } }, "PSDA": { "hide_name": 0, "bits": [ 31, 32, 33, 34 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1826.13-1826.17" } }, "RESET": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1821.7-1821.12" } }, "RESET_P": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1822.7-1822.14" } } } }, "top": { "attributes": { "hdlname": "top", "top": "00000000000000000000000000000001", "src": "top.v:1.1-13.10" }, "ports": { "clk": { "direction": "input", "bits": [ 2 ] }, "btn1": { "direction": "input", "bits": [ 3 ] }, "count": { "direction": "output", "bits": [ 4, 5, 6, 7 ] } }, "cells": { "count_OBUF_O": { "hide_name": 0, "type": "OBUF", "parameters": { }, "attributes": { "keep": "00000000000000000000000000000001" }, "port_directions": { "I": "input", "O": "output" }, "connections": { "I": [ 8 ], "O": [ 7 ] } }, "count_OBUF_O_1": { "hide_name": 0, "type": "OBUF", "parameters": { }, "attributes": { "keep": "00000000000000000000000000000001" }, "port_directions": { "I": "input", "O": "output" }, "connections": { "I": [ 9 ], "O": [ 6 ] } }, "count_OBUF_O_2": { "hide_name": 0, "type": "OBUF", "parameters": { }, "attributes": { "keep": "00000000000000000000000000000001" }, "port_directions": { "I": "input", "O": "output" }, "connections": { "I": [ 10 ], "O": [ 5 ] } }, "count_OBUF_O_3": { "hide_name": 0, "type": "OBUF", "parameters": { }, "attributes": { "keep": "00000000000000000000000000000001" }, "port_directions": { "I": "input", "O": "output" }, "connections": { "I": [ 11 ], "O": [ 4 ] } }, "uut": { "hide_name": 0, "type": "$scopeinfo", "parameters": { "TYPE": "module" }, "attributes": { "cell_module_not_derived": "00000000000000000000000000000001", "cell_src": "top.v:7.13-11.6", "module": "counter", "module_hdlname": "counter", "module_src": "counter.v:1.1-15.10" }, "port_directions": { }, "connections": { } }, "uut.btn1_IBUF_O": { "hide_name": 0, "type": "IBUF", "parameters": { }, "attributes": { "keep": "00000000000000000000000000000001" }, "port_directions": { "I": "input", "O": "output" }, "connections": { "I": [ 3 ], "O": [ 12 ] } }, "uut.clk_IBUF_O": { "hide_name": 0, "type": "IBUF", "parameters": { }, "attributes": { "keep": "00000000000000000000000000000001" }, "port_directions": { "I": "input", "O": "output" }, "connections": { "I": [ 2 ], "O": [ 13 ] } }, "uut.count_DFFR_Q": { "hide_name": 0, "type": "DFFR", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "counter.v:7.5-13.8|C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59" }, "port_directions": { "CLK": "input", "D": "input", "Q": "output", "RESET": "input" }, "connections": { "CLK": [ 13 ], "D": [ 14 ], "Q": [ 8 ], "RESET": [ 12 ] } }, "uut.count_DFFR_Q_1": { "hide_name": 0, "type": "DFFR", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "counter.v:7.5-13.8|C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59" }, "port_directions": { "CLK": "input", "D": "input", "Q": "output", "RESET": "input" }, "connections": { "CLK": [ 13 ], "D": [ 15 ], "Q": [ 9 ], "RESET": [ 12 ] } }, "uut.count_DFFR_Q_1_D_ALU_SUM": { "hide_name": 0, "type": "ALU", "parameters": { "ALU_MODE": "00000000000000000000000000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "counter.v:12.22-12.31|C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5" }, "port_directions": { "CIN": "input", "COUT": "output", "I0": "input", "I1": "input", "I3": "input", "SUM": "output" }, "connections": { "CIN": [ 16 ], "COUT": [ 17 ], "I0": [ 18 ], "I1": [ 9 ], "I3": [ 19 ], "SUM": [ 15 ] } }, "uut.count_DFFR_Q_2": { "hide_name": 0, "type": "DFFR", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "counter.v:7.5-13.8|C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59" }, "port_directions": { "CLK": "input", "D": "input", "Q": "output", "RESET": "input" }, "connections": { "CLK": [ 13 ], "D": [ 20 ], "Q": [ 10 ], "RESET": [ 12 ] } }, "uut.count_DFFR_Q_2_D_ALU_SUM": { "hide_name": 0, "type": "ALU", "parameters": { "ALU_MODE": "00000000000000000000000000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "counter.v:12.22-12.31|C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5" }, "port_directions": { "CIN": "input", "COUT": "output", "I0": "input", "I1": "input", "I3": "input", "SUM": "output" }, "connections": { "CIN": [ 21 ], "COUT": [ 16 ], "I0": [ 18 ], "I1": [ 10 ], "I3": [ 19 ], "SUM": [ 20 ] } }, "uut.count_DFFR_Q_2_D_ALU_SUM_CIN_ALU_COUT": { "hide_name": 0, "type": "ALU", "parameters": { "ALU_MODE": "00000000000000000000000000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "counter.v:12.22-12.31|C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5" }, "port_directions": { "CIN": "input", "COUT": "output", "I0": "input", "I1": "input", "I3": "input", "SUM": "output" }, "connections": { "CIN": [ 18 ], "COUT": [ 21 ], "I0": [ 19 ], "I1": [ 11 ], "I3": [ 19 ], "SUM": [ 22 ] } }, "uut.count_DFFR_Q_3": { "hide_name": 0, "type": "DFFR", "parameters": { }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "counter.v:7.5-13.8|C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59" }, "port_directions": { "CLK": "input", "D": "input", "Q": "output", "RESET": "input" }, "connections": { "CLK": [ 13 ], "D": [ 23 ], "Q": [ 11 ], "RESET": [ 12 ] } }, "uut.count_DFFR_Q_3_D_LUT1_F": { "hide_name": 0, "type": "LUT1", "parameters": { "INIT": "01" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15" }, "port_directions": { "F": "output", "I0": "input" }, "connections": { "F": [ 23 ], "I0": [ 11 ] } }, "uut.count_DFFR_Q_D_ALU_SUM": { "hide_name": 0, "type": "ALU", "parameters": { "ALU_MODE": "00000000000000000000000000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "counter.v:12.22-12.31|C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5" }, "port_directions": { "CIN": "input", "COUT": "output", "I0": "input", "I1": "input", "I3": "input", "SUM": "output" }, "connections": { "CIN": [ 17 ], "COUT": [ 24 ], "I0": [ 18 ], "I1": [ 8 ], "I3": [ 19 ], "SUM": [ 14 ] } }, "uut.count_DFFR_Q_D_ALU_SUM_I0_GND_G": { "hide_name": 0, "type": "GND", "parameters": { }, "attributes": { }, "port_directions": { "G": "output" }, "connections": { "G": [ 18 ] } }, "uut.count_DFFR_Q_D_ALU_SUM_I3_VCC_V": { "hide_name": 0, "type": "VCC", "parameters": { }, "attributes": { }, "port_directions": { "V": "output" }, "connections": { "V": [ 19 ] } } }, "netnames": { "btn1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "top.v:3.16-3.20" } }, "clk": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "top.v:2.16-2.19" } }, "count": { "hide_name": 0, "bits": [ 4, 5, 6, 7 ], "attributes": { "src": "top.v:4.23-4.28" } }, "uut.btn1": { "hide_name": 0, "bits": [ 12 ], "attributes": { "hdlname": "uut btn1", "src": "counter.v:3.16-3.20" } }, "uut.clk": { "hide_name": 0, "bits": [ 13 ], "attributes": { "hdlname": "uut clk", "src": "counter.v:2.16-2.19" } }, "uut.count": { "hide_name": 0, "bits": [ 11, 10, 9, 8 ], "attributes": { "hdlname": "uut count", "src": "counter.v:4.22-4.27" } }, "uut.count_DFFR_Q_1_D": { "hide_name": 0, "bits": [ 15 ], "attributes": { } }, "uut.count_DFFR_Q_1_D_ALU_SUM_COUT": { "hide_name": 0, "bits": [ 17 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "counter.v:12.22-12.31|C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29" } }, "uut.count_DFFR_Q_2_D": { "hide_name": 0, "bits": [ 20 ], "attributes": { } }, "uut.count_DFFR_Q_2_D_ALU_SUM_CIN": { "hide_name": 0, "bits": [ 21 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "counter.v:12.22-12.31|C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29" } }, "uut.count_DFFR_Q_2_D_ALU_SUM_CIN_ALU_COUT_SUM": { "hide_name": 0, "bits": [ 22 ], "attributes": { "unused_bits": "0 " } }, "uut.count_DFFR_Q_2_D_ALU_SUM_COUT": { "hide_name": 0, "bits": [ 16 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "counter.v:12.22-12.31|C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29" } }, "uut.count_DFFR_Q_3_D": { "hide_name": 0, "bits": [ 23 ], "attributes": { } }, "uut.count_DFFR_Q_D": { "hide_name": 0, "bits": [ 14 ], "attributes": { } }, "uut.count_DFFR_Q_D_ALU_SUM_COUT": { "hide_name": 0, "bits": [ 24 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "counter.v:12.22-12.31|C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|C:\\Users\\louis\\BUT2\\Verilog\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29", "unused_bits": "0 " } }, "uut.count_DFFR_Q_D_ALU_SUM_I0": { "hide_name": 0, "bits": [ 18 ], "attributes": { } }, "uut.count_DFFR_Q_D_ALU_SUM_I3": { "hide_name": 0, "bits": [ 19 ], "attributes": { } } } } } }