forked from tanchou/Verilog
2 lines
81 B
Tcl
2 lines
81 B
Tcl
|
|
create_clock -name clk_27M -period 37.037 -waveform {0 18.518} [get_ports {clk}] |