1
0
forked from tanchou/Verilog
Files
Verilog_Louis/Semaine_6/UART_ULTRASON_COMMANDS/project.bat
2025-05-19 09:14:04 +02:00

6 lines
243 B
Batchfile

@call c:\oss-cad-suite\environment.bat
@echo off
if "%1"=="sim" call scripts\windows\simulate.bat
if "%1"=="wave" call scripts\windows\gtkwave.bat
if "%1"=="clean" call scripts\windows\clean.bat
if "%1"=="build" call scripts\windows\build.bat