1
0
forked from tanchou/Verilog
Files
Verilog_Louis/Semaine_5/DHT11/project.bat
2025-05-14 09:22:07 +02:00

7 lines
212 B
Batchfile

@call c:\oss-cad-suite\environment.bat
@echo off
if "%1"=="sim" call scripts\simulate.bat
if "%1"=="wave" call scripts\gtkwave.bat
if "%1"=="clean" call scripts\clean.bat
if "%1"=="build" call scripts\build.bat