This website requires JavaScript.
Explore
Help
Sign In
verlan
/
Verilog_Louis
Watch
1
Star
0
Fork
0
You've already forked Verilog_Louis
forked from
tanchou/Verilog
Code
Pull Requests
Activity
Files
286ba6b33c226fe235ee40ddb3b5a5cb7f6b759e
Verilog_Louis
/
Semaine_4
/
UART_ULTRASON
/
tests
History
Gamenight77
30bbe27510
ultrasonic commands commencer et tester mais non fonctionnel donc début de testbench pour pouvoir debuguer
2025-05-12 12:15:52 +02:00
..
Python
ultrasonic commands commencer et tester mais non fonctionnel donc début de testbench pour pouvoir debuguer
2025-05-12 12:15:52 +02:00
verilog
Implement UART and ultrasonic sensor integration with FIFO for data transmission
2025-05-07 10:27:17 +02:00