verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity
Files
3f3e4fcd6bcca3d609a9ed03a88d727e53d7a5d0
Verilog_Louis/Semaine_1/UART/memo.png
Gamenight77 3bb56e2f57 Init et début de réflexion sur le projet
2025-04-22 09:56:06 +02:00

62 KiB
1000x750px
Raw History

/verlan/Verilog_Louis/raw/commit/3f3e4fcd6bcca3d609a9ed03a88d727e53d7a5d0/Semaine_1/UART/memo.png