1
0
forked from tanchou/Verilog
Files
Verilog_Louis/Semaine_7/DHT11/project.bat
2025-05-25 19:04:56 +02:00

9 lines
256 B
Batchfile

@call c:\oss-cad-suite\environment.bat
@echo off
mkdir runs
if "%1"=="sim" call scripts\windows\simulate.bat
if "%1"=="wave" call scripts\windows\gtkwave.bat
if "%1"=="clean" call scripts\windows\clean.bat
if "%1"=="build" call scripts\windows\build.bat