This website requires JavaScript.
Explore
Help
Sign In
verlan
/
Verilog_Louis
Watch
1
Star
0
Fork
0
You've already forked Verilog_Louis
forked from
tanchou/Verilog
Code
Pull Requests
Activity
Files
6bb42700f8a951f8b3a1de05d0743800d0fbbf6e
Verilog_Louis
/
Semaine_4
/
UART
/
IP
/
verilog
History
Gamenight77
f990a6f6d3
Fix UART RX module instantiation and update build script for correct file references
2025-05-07 11:07:42 +02:00
..
other_rx.v
uart_rx valid
2025-05-05 09:51:23 +02:00
other_tx.v
uart_rx valid
2025-05-05 09:51:23 +02:00
rxuartlite.v
Fix UART RX module instantiation and update build script for correct file references
2025-05-07 11:07:42 +02:00
