This website requires JavaScript.
Explore
Help
Sign In
verlan
/
Verilog_Louis
Watch
1
Star
0
Fork
0
You've already forked Verilog_Louis
forked from
tanchou/Verilog
Code
Pull Requests
Activity
Files
7d7a6e16d8431d4f4b051d8b062a44916ef1c246
Verilog_Louis
/
Semaine_5
/
DHT11_UART
/
scripts
History
Louis TANCHOU
4c3e40b266
Refactor FIFO module: update pointer and count handling for improved functionality
2025-05-22 14:49:36 +02:00
..
linux
Refactor project scripts for Windows and Linux: update paths and create new scripts for build, clean, simulate, and GTKWave functionalities.
2025-05-15 09:26:34 +02:00
build copy.bat
Refactor FIFO module: update pointer and count handling for improved functionality
2025-05-22 14:49:36 +02:00
build.bat
Add DHT11 interface and UART integration for ultrasonic sensor project
2025-05-14 14:40:16 +02:00
clean.bat
Add DHT11 interface and UART integration for ultrasonic sensor project
2025-05-14 14:40:16 +02:00
gtkwave.bat
Add DHT11 interface and UART integration for ultrasonic sensor project
2025-05-14 14:40:16 +02:00
simulate.bat
Add DHT11 interface and UART integration for ultrasonic sensor project
2025-05-14 14:40:16 +02:00
