This website requires JavaScript.
Explore
Help
Sign In
verlan
/
Verilog_Louis
Watch
1
Star
0
Fork
0
You've already forked Verilog_Louis
forked from
tanchou/Verilog
Code
Pull Requests
Activity
Files
87732dcf87f74c972245e9dd564f70ee1b519711
Verilog_Louis
/
Semaine_4
/
UART
History
Gamenight77
87732dcf87
uart modules work
2025-05-05 09:58:19 +02:00
..
IP
/verilog
uart_rx valid
2025-05-05 09:51:23 +02:00
scripts
uart modules work
2025-05-05 09:58:19 +02:00
src
/verilog
uart_rx valid
2025-05-05 09:51:23 +02:00
tests
/verilog
uart modules work
2025-05-05 09:58:19 +02:00
.gitignore
struct
2025-05-02 15:51:18 +02:00
project.bat
struct
2025-05-02 15:51:18 +02:00