This website requires JavaScript.
Explore
Help
Sign In
verlan
/
Verilog_Louis
Watch
1
Star
0
Fork
0
You've already forked Verilog_Louis
forked from
tanchou/Verilog
Code
Pull Requests
Activity
Files
92144d315eb0061da6e4ce27d1a180372a241a39
Verilog_Louis
/
Semaine_6
/
DHT11
/
scripts
History
Gamenight77
434381e9b6
Refactor DHT11 module and testbench: update timing parameters, adjust state machine, and correct simulation script paths
2025-05-21 18:11:28 +02:00
..
linux
Add DHT11 interface and model, update testbench and scripts for simulation
2025-05-20 15:55:21 +02:00
windows
Refactor DHT11 module and testbench: update timing parameters, adjust state machine, and correct simulation script paths
2025-05-21 18:11:28 +02:00
