1
0
forked from tanchou/Verilog
Files
Verilog_Louis/Semaine_4/UART_ULTRASON/.gitignore

5 lines
44 B
Plaintext

runs
.vscode
workspace.code-workspace
*.pyc