This website requires JavaScript.
Explore
Help
Sign In
verlan
/
Verilog_Louis
Watch
1
Star
0
Fork
0
You've already forked Verilog_Louis
forked from
tanchou/Verilog
Code
Pull Requests
Activity
Files
d69a0a47530890de43e3432add28ef592e2b497d
Verilog_Louis
/
Semaine_7
History
Gamenight77
d69a0a4753
Adjust timer threshold for signal detection in DHT11 interface
2025-05-27 13:38:33 +02:00
..
DHT11
Refactor DHT11 interface to support 16-bit temperature and humidity data, update checksum handling, and improve state machine logic
2025-05-27 13:34:59 +02:00
DHT11_UART
Adjust timer threshold for signal detection in DHT11 interface
2025-05-27 13:38:33 +02:00
ESP32
Enhance DHT11 interface and update measurement delay in top module
2025-05-27 12:51:00 +02:00