forked from tanchou/Verilog
4 lines
126 B
Plaintext
4 lines
126 B
Plaintext
IO_LOC "led" 15;
|
|
IO_PORT "led" PULL_MODE=UP DRIVE=8 BANK_VCCIO=1.8;
|
|
IO_LOC "clk" 4;
|
|
IO_PORT "clk" PULL_MODE=UP BANK_VCCIO=1.8; |