verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity
Files
0b764026a1e59826963975a7329d6fc6dfff3149
Verilog_Louis/Semaine_4/UART_FIFO/scripts/gtkwave.bat

4 lines
65 B
Batchfile
Raw Normal View History

Création de la structure du uart fifo
2025-05-06 09:42:26 +02:00
@echo off
echo === Lancement de GTKWave ===
Update testbench and simulation scripts to use a unified output file name for GTKWave
2025-05-19 09:31:53 +02:00
gtkwave runs/sim.vcd
Copy Permalink