Verilog_Louis/Introduction/counter/top.v

module top (
    input wire clk,
    input wire btn1,
    output wire [3:0] count
);

    counter uut (
        .clk(clk),
        .btn1(btn1),
        .count(count)
    );

endmodule