verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity

vLundi juin

Browse Source
This commit is contained in:
Louis TANCHOU
2025-06-02 14:42:40 +02:00
parent 3f3e4fcd6b
commit 3541476e9a
6 changed files with 16 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
Semaine_7/ESP32/leds_commands/constraints/fpga_wifi_led.cst
View File

@@ -1,7 +1,9 @@
IO_LOC "o_tx" 73;
#IO_LOC "o_tx" 73;
IO_LOC "o_tx" 69;
IO_PORT "o_tx" IO_TYPE=LVCMOS33 PULL_MODE=UP BANK_VCCIO=3.3;
IO_LOC "i_rx" 74;
IO_LOC "i_rx" 70;
#IO_LOC "i_rx" 74;
IO_PORT "i_rx" IO_TYPE=LVCMOS33 PULL_MODE=UP BANK_VCCIO=3.3;
IO_LOC "i_clk" 4;