verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity

vLundi juin

Browse Source
This commit is contained in:
Louis TANCHOU
2025-06-02 14:42:40 +02:00
parent 3f3e4fcd6b
commit 3541476e9a
6 changed files with 16 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
Semaine_7/ESP32/leds_commands/tests/pyhton/connectESP.py
View File

@@ -2,7 +2,7 @@ import socket
import time
# Remplace cette IP par celle affichée par l'ESP32 dans le terminal série
ESP32_IP = "192.168.1.105"
ESP32_IP = "172.20.10.13"
ESP32_PORT = 1234
def send_bytes(commands):