verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity

Remove unnecessary blank line in dht11_interface module

Browse Source
This commit is contained in:
Gamenight77
2025-05-27 10:31:52 +02:00
parent 7d7a6e16d8
commit 68000def79
1 changed files with 0 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
Semaine_7/DHT11_UART/IP/verilog/dht11_interface.v
View File

@@ -34,7 +34,6 @@ module dht11_interface #(
reg sig_in; reg sig_in;
assign io_dht11_sig = sig_dir ? sig_out : 1'bz; // Si sig_dir = 1, on force la valeur de sig_out sur la ligne, sinon on laisse la ligne libre (1'bz) assign io_dht11_sig = sig_dir ? sig_out : 1'bz; // Si sig_dir = 1, on force la valeur de sig_out sur la ligne, sinon on laisse la ligne libre (1'bz)
// === REGISTRES === // === REGISTRES ===
reg [3:0] state; reg [3:0] state;