forked from tanchou/Verilog
Add testbench for top_ultrasonic_led module
- Created a new testbench file `top_ultrasonic_led_tb.vvp` to simulate the functionality of the `top_ultrasonic_led` module. - Included necessary signal definitions and event triggers for clock, reset, start, echo, and trigger signals. - Implemented a state machine to handle the ultrasonic measurement process and LED display logic. - Added simulation parameters for distance measurement and LED control. - Integrated VPI calls for waveform dumping and simulation control.
This commit is contained in:
7911
Semaine 1/Capteur_recule_bidirectionel/top_ultrasonic_led.vcd
Normal file
7911
Semaine 1/Capteur_recule_bidirectionel/top_ultrasonic_led.vcd
Normal file
File diff suppressed because it is too large
Load Diff
Reference in New Issue
Block a user