verlan/Verilog_Louis
1
0
Fork 0
forked from tanchou/Verilog
Code Pull Requests Activity

Update LED display logic to show received data instead of received signal

Browse Source
This commit is contained in:
Gamenight77
2025-05-09 09:15:44 +02:00
parent a792f85adf
commit a162a2a1bb
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
Semaine_4/UART/src/verilog/top_uart_loopback1.v
View File

@@ -125,8 +125,8 @@ localparam DATA_BYTE = 8'h31; // ASCII '1'
data_const <= DATA_BYTE;
tx_data <= rx_data;
//leds[5:0] <= rx_data[5:0]; // Display received data on LEDs
leds[5] <= rx_received;
leds[5:0] <= rx_data[5:0]; // Display received data on LEDs
delay_counter <= DELAY_CYCLES;
end
else if (delay_counter > 0) begin